Dispersing proprietary applications as benchmarks through code mutation

ACM SIGPLAN Notices

Volumn 43, Issue 3, 2008, Pages 201-210

  Van Ertvelde, Luk ^a   Eeckhout, Lieven ^a  

^a GHENT UNIVERSITY   (Belgium)

Author keywords

Benchmark Generation; Code Mutation

Indexed keywords

ACCESS CONTROL; CODES (SYMBOLS); MEMORY ARCHITECTURE; REVERSE ENGINEERING;

BENCHMARKING PROCESS; CODE MUTATION; CONTROL-FLOW OPERATIONS; EXECUTED INSTRUCTIONS; HARDWARE IMPLEMENTATIONS; MICRO ARCHITECTURES; PERFORMANCE CHARACTERISTICS; REAL-LIFE APPLICATIONS;

BENCHMARKING;

EID: 67650035163     PISSN: 15232867     EISSN: None     Source Type: Journal    
DOI: 10.1145/1353536.1346307     Document Type: Article

References (32)

1. H. Agrawal and J. Horgan. Dynamic program slicing. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI), pages 246-256, June 1990.
2. R. Bell, Jr. and L. K. John. Improved automatic testcase synthesis for performance model validation. In Proceedings of the ACM International Conference on Supercomputing (ICS), pages 111-120, June 2005.
3. B. Calder, P. Feller, and A. Eustace. Value proflling. In Proceedings of the Annual ACM/IEEE International Symposium on Microarchitecture (MICRO), pages 259-269, Dec. 1997.
4. C. Collberg, C. Thomborson, and D. Low. A taxonomy of obfuscating transformations. Technical Report 148, The University of Auckland, July 1997.
5. T. M. Conte, M. A. Hirsch, and K. N. Menezes. Reducing state loss for effective trace sampling of superscalar processors. In Proceedings of the International Conference on Computer Design (ICCD), pages 468-477, Oct. 1996.
6. H. J. Curnow and B. A. Wichmann. A synthetic benchmark. The Computer Journal, 19(1):43-49, 1976.
7. B. De Bus, D. Kaestner, D. Chanet, L. Van Put, and B. De Sutter. Post-pass compaction techniques. Communications of the ACM, 46(8):41-46, Aug. 2003.
8. L. Eeckhout, R. H. Bell Jr., B. Stougie, K. De Bosschere, and L. K. John. Control flow modeling in statistical simulation for accurate and efflcient processor design studies. In Proceedings of the Annual International Symposium on Computer Architecture (ISCA), pages 350-361, June 2004.
9. J. Ge, S. Chaudhuri, and A. Tyagi. Control flow based obfuscation. In Proceedings of the ACM Workshop on Digital Rights Management (DRM), pages 83-92, Nov. 2005.
10. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown. MiBench: A free, commercially representative embedded benchmark suite. In Proceedings of the IEEE Annual Workshop on Workload Characterization (WWC), Dec. 2001.
11. J. L. Henning. SPEC CPU2000: Measuring CPU performance in the new millennium. IEEE Computer, 33(7):28-35, July 2000.
12. K. Hoste, A. Phansalkar, L. Eeckhout, A. Georges, L. K. John, and K. De Bosschere. Performance prediction based on inherent program similarity. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 114-122, Sept. 2006.
13. C. Hsieh and M. Pedram. Micro-processor power estimation using proflle-driven program synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(11):1080-1089, Nov. 1998.
14. V. S. Iyengar, L. H. Trevillyan, and P. Bose. Representative traces for processor models with inflnite cache. In Proceedings of the Second International Symposium on High-Performance Computer Architecture (HPCA), pages 62-73, Feb. 1996.
15. A. M. Joshi, L. Eeckhout, R. H. Bell Jr., and L. K. John. Performance cloning: A technique for disseminating proprietary applications as benchmarks. In Proceedings of the IEEE International Symposium on Workload Characterization (IISWC), pages 105-115, Oct. 2006.
16. T. S. Karkhanis and J. E. Smith. A flrst-order superscalar processor model. In Proceedings of the Annual International Symposium on Computer Architecture (ISCA), pages 338-349, June 2004.
17. M. H. Lipasti, C. B. Wilkerson, and J. P. Shen. Value locality and load value prediction. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 138-147, Oct. 1996.
18. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: Building customized program analysis tools with dynamic instrumentation. In Proceedings of the ACM SIGPLAN Conference on Programming Languages Design and Implementation (PLDI), pages 190-200, June 2005.
19. S. Narayanasamy, C. Pereira, H. Patil, R. Cohn, and B. Calder. Automatic logging of operating system effects to guide application level architecture simulation. In Proceedings of the ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, pages 216-227, June 2006.
20. S. Nussbaum and J. E. Smith. Modeling superscalar processors via statistical simulation. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), pages 15-24, Sept. 2001.
21. M. Oskin, F. T. Chong, and M. Farrens. HLS: Combining statistical and symbolic simulation to guide microprocessor design. In Proceedings of the Annual International Symposium on Computer Architecture (ISCA), pages 71-82, June 2000.
22. J. Ringenberg, C. Pelosi, D. Oehmke, and T. Mudge. Intrinsic check-pointing: A methodology for decreasing simulation time through binary modiflcation. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 78-88, Mar. 2005.
23. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 45-57, Oct. 2002.
24. K. Skadron, M. Martonosi, D. I. August, M. D. Hill, D. J. Lilja, and V. S. Pai. Challenges in computer architecture evaluation. IEEE Computer, 36(8):30-36, Aug. 2003.
25. A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. Technical Report 94/2, Western Research Lab, Compaq, Mar. 1994.
26. F. Tip. A survey of program slicing techniques. Journal of Programming Languages, 3(3):121-189, 1995.
27. R. P. Weicker. Dhrystone: A synthetic systems programming benchmark. Communications of the ACM, 27(10):1013-1030, Oct. 1984.
28. M. Weiser. Program slicing. IEEE Transaction on Software Engineering, 10(4):352-357, July 1984.
29. R. E. Wunderlich, T. F. Wenisch, B. Falsafl, and J. C. Hoe. SMARTS: Accelerating microarchitecture simulation via rigorous statistical sampling. In Proceedings of the Annual International Symposium on Computer Architecture (ISCA), pages 84-95, June 2003.
30. M. T. Yourst. PTLsim: A cycle accurate full system x86-64 microarchitectural simulator. In Proceedings of the International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 23-34, Apr. 2007.
31. X. Zhang, R. Gupta, and Y. Zhang. Cost and precision tradeoffs of dynamic data slicing algorithms. ACM Transactions on Programming Languages and Systems, 27(4):631-661, July 2005.
32. C. B. Zilles and G. S. Sohi. Understanding the backward slices of performance degrading instructions. In Proceedings of the Annual International Symposium on Computer Architecture (ISCA), pages 172-181, June 2000.