Focal-plane algorithmically-multiplying CMOS computational image sensor

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 6, 2009, Pages 1829-1839

  Nilchi, Alireza ^a   Aziz, Joseph ^a   Genov, Roman ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Block matrix image transform; CMOS image sensor; Focal plane image processing; Multiplying algorithmic ADC

Indexed keywords

ACTIVE PIXEL ARRAY; ADC READOUTS; ANALOG MULTIPLICATION; BLOCK-MATRIX IMAGE TRANSFORM; CMOS IMAGE SENSOR; FOCAL PLANE; FOCAL PLANES; FOCAL-PLANE IMAGE PROCESSING; FRAME DIFFERENCING; MULTIPLYING ALGORITHMIC ADC; MULTIPLYING ANALOG-TO-DIGITAL CONVERTER; PIXEL READOUT; STANDARD CMOS TECHNOLOGY; SWITCHED CAPACITOR INTEGRATOR; TEMPORAL DIFFERENCES; VIDEO COMPRESSION; VIDEO FRAME;

CMOS INTEGRATED CIRCUITS; COMPUTER GRAPHICS; DIGITAL CAMERAS; DIGITAL IMAGE STORAGE; DISCRETE WAVELET TRANSFORMS; FOCUSING; IMAGE COMPRESSION; IMAGE SENSORS; IMAGING SYSTEMS; MULTICARRIER MODULATION;

PIXELS;

EID: 67649635254     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2016693     Document Type: Article

References (25)

1. H. Yamashita and C. G. Sodini, "A 128 × 128 CMOS imager with 4 × 128 bit-serial column-parallel PE array," in IEEE Int. Solid-State Circuits Conf. (ISSCC'01)Dig. Tech. Papers, Feb. 5-7, 2001, pp. 96-436.
2. Y. Nishikawa, S. Kawahito, M. Furuta, and T. Tamura, "A high-speed CMOS image sensor with on-chip parallel image compression circuits," in Proc. IEEE Custom Integrated Circuits Conf. (CICC'07), pp. 833-836.
3. H. Yamasaki and T. Shibata, "A real-time image-feature-extraction and vector-generation VLSI employing arrayed-shift-register architecture," IEEE J. Solid-State Circuits, vol. 42, no. 9, pp. 2046-2053, Sep. 2007.
4. B. Khailany, T. Williams, J. Lin, E. Long, M. Rygh, D. Tovey, and W. J. Dally, "A programmable 512 GOPS stream processor for signal, image, and video processing," in IEEE Int. Solid-State Circuits Conf. (ISSCC'07)Dig. Tech. Papers, Feb. 11-15, 2007, pp. 272-602.
5. M. Nakajima, H. Noda, K. Dosaka, K. Nakata, M. Higashida, O. Yamamoto, K. Mizumoto, H. Kondo, Y. Shimazu, K. Arimoto, K. Saitoh, and T. Shimizu, "A 40GOPS 250 mW massively parallel processor based on matrix architecture," in IEEE Int. Solid-State Circuits Conf. (ISSCC'06) Dig. Tech. Papers, Feb. 5-9, 2006, pp. 410-662.
6. W. Hinrichs, J. P. Wittenburg, H. Lieske, H. Kloos, M. Ohmacht, and P. Pirsch, "A 1.3-GOPS parallel DSP for high-performance image-processing applications," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 946-952, Jul. 2000.
7. S. E. Kemeny, R. Panicacci, B. Pain, L. Matthies, and E. R. Fossum, "Multiresolution image sensor," IEEE Trans. Circuits and Systems for Video Technology, vol. 7, no. 4, pp. 575-583, Aug. 1997.
8. Q. Luo and J. G. Harris, "A novel integration of on-sensor wavelet compression for a CMOS imager," in IEEE Int. Symp. on Circuits and Systems (ISCAS'02), Scottsdale, AZ, May 26-29, 2002.
9. S. Kawahito, M. Yoshida, M. Sasaki, K. Umehara, D. Miyazaki, Y. Tadokoro, K. Murata, S. Doushou, and A. Matsuzawa, "A CMOS image sensor with analog two-dimensional DCT-based compression circuits for one-chip cameras," IEEEJ. Solid-State Circuits, vol. 32, no. 12, pp. 2030-2041, Dec. 1997.
10. V. Gruev and R. Etienne-Cummings, "Implementation of steerable spatiotemporal image filters on the focal plane," IEEE T. Circuits and Systems II, vol. 49, no. 4, pp. 233-244, Apr. 2002.
11. A. Bandyopadhyay, J. Lee, R. W. Robucci, and P. Hasler, "MATIA: A programmable 80 μW/frame CMOS block matrix transform imager architecture," IEEE J. Solid-State Circuits, vol. 41, no. 3, pp. 663-672, Mar. 2006.
12. C. C. Cheng, C. H. Lin, C. T. Li, S. Chang, C. J. Hsu, and L. G. Chen, "iVisual: An intelligent visual sensor SoC with 2790 fps CMOS image sensor and 205GOPS/W vision processor," in IEEE Int. Solid-State Circuits Conf. (ISSCC'08)Dig. Tech. Papers, Feb. 3-7, 2008, pp. 306-615.
13. P. Dudek and P. J. Hicks, "A general purpose processor-per-pixel analog SIMD vision chip," IEEE T Circuits and Systems I, vol. 52, no. 1, pp. 13-20, Jan. 2005.
14. A. Rodriguez-Vazquez, G. Linan-Cembrano, L. Carranza, E. Roca-Moreno, R. Carmona-Galan, F. Jimenez-Garrido, R. Dominguez-Castro, and S. E. Meana, "ACE16k: The third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs," IEEE T. Circuits and Systems I, vol. 51, no. 4, pp. 851-863, May 2004.
15. R. C. Galan, F. Jimenez-Garrido, R. Dominguez-Castro, S. Espejo, T. Roska, C. Rekeczky, I. Petras, and A. Rodriguez-Vazquez, "A bio-inspired two-layer mixed-signal flexible programmable chip for early vision," IEEE T Neural Networks, vol. 14, no. 9, pp. 1313-1336, Sep. 2003.
16. A. Olyaei and R. Genov, "Focal-plane spatially oversampling CMOS image compression sensor," IEEE T Circuits and Systems I, vol. 49, no. 1, pp. 26-34, Jan. 2007.
17. A. Graupner, J. Schreiter, S. Getzlaff, and R. Schuffny, "CMOS image sensor with mixed-signal processor array," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 948-957, Jun. 2003.
18. V. Gruev and R. Etienne-Cummings, "A pipelined temporal difference imager," IEEEJ. Solid-State Circuits, vol. 39, no. 3, pp. 538-543, Mar. 2004.
19. Y. M. Chi, U. Mallik, M. A. Clapp, E. Choi, G. Cauwenberghs, and R. Etienne-Cummings, "CMOS Camera with in-pixel temporal change detection and ADC," IEEE J. Solid-State Circuits, vol. 42, no. 10, pp. 2187-2196, Oct. 2007.
20. S. Y. Ma and L. G. Chen, "A single-chip CMOS APS camera with direct frame difference output," IEEE J. Solid-State Circuits, vol. 34, no. 10, pp. 1415-1418, Oct. 1999.
21. R. Genov and G. Cauwenberghs, "Algorithmic partial analog-to-digital conversion in mixed-signal array processors," in IEEE Int. Symp. on Circuits and Systems (ISCAS'03), Bangkok, Thailand, May 25-28, 2003.
22. S. K. Mendis, S. E. Kemeny, R. C. Gee, B. Pain, C. O. Staller, Q. Kim, and E. R. Fossum, "CMOS active pixel image sensor for highly integrated imaging systems," IEEE J. Solid-State Circuits, vol. 32, no. 2, pp. 187-197, Feb. 1997.
23. P. W. Li, M. J. Chin, P. R. Gray, and R. Castello, "A ratio-independent algorithmic analog-to-digital conversion technique," IEEE J. Solid-State Circuits, vol. 19, no. 6, pp. 828-836, Dec. 1984.
24. R. Poujois and J. Borel, "A low-drift fully integrated MOSFET operational amplifier," IEEE J. Solid-State Circuits, vol. 13, no. 4, pp. 499-503, Aug. 1978.
25. H. Yamauchi, S. Okada, K. Taketa, T. Ohyama, Y. Matsuda, T. Mori, T. Watanabe, Y. Matsuo, Y. Yamada, T. Ichikawa, and Y. Matsushita, "Image processor capable of block-noise-free JPEG2000 compression with 30 frames/s for digital camera applications," in IEEE Int. Solid-State Circuits Conf. (ISSCC'03) Dig. Tech. Papers, Feb. 9-13, 2003, pp. 46-477.