CMOS image sensor with mixed-signal processor array

IEEE Journal of Solid-State Circuits

Volumn 38, Issue 6, 2003, Pages 948-957

  Graupner, Achim ^a   Schreiter, Jörg ^a   Getzlaff, Stefan ^a   Schüffny, René ^a  

^a DRESDEN UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

Highly parallel systems; Image sensor; Vision chip

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; CONVOLUTION; DIGITAL SIGNAL PROCESSING; MATHEMATICAL TRANSFORMATIONS;

HIGHLY PARALLEL SYSTEMS;

IMAGE SENSORS;

EID: 0037704360     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.811980     Document Type: Article

References (25)

1. S. G. Smith, J. E. D. Hurwitz, M. J. Tome, D. J. Baxter, A. A. Murray, P. Likoudis, A. J. Holmes, M. J. Panaghiston, R. K. Henderson, S. Anderson, P. B. Denyer, and D. Renshaw, "A single-chip CMOS 306 × 244-pixel NTSC video camera and a descendant coprocessor device," IEEE J. Solid-State Circuits, vol. 33, pp. 2104-2111, Dec. 1998.
2. M. J. Loinaz, K. J. Singh, A. J. Blanksby, D. A. Inglis, K. Azadet, and B. D. Ackland, "A 200-mW, 3.3-V, CMOS color camera IC producing 352 × 288 24-b video at 30 frames/s," IEEE J. Solid-State Circuits, vol. 33, pp. 2092-2103, Dec. 1998.
3. I. Koren, U. Ramacher, H. Geib, S. Kirmser, C. Heer, J.-U. Schlüßler, J. Dohndorf, and J. Werner, "Robust digitization and digital nonuniformity correction in a single-chip CMOS camera," in Proc. Eur. Solid-State Circuits Conf., Duisburg, Germany, Sept. 1999, pp. 394-397.
4. F. Paillet, D. Mercier, and T. M. Bernard, "Second generation programmable artificial retina," in Proc. IEEE ASIC/SOC Conf., Sept. 1999, pp. 304-309.
5. S. Kawahito, M. Yoshida, M. Sasaki, K. Umehara, D. Miyazaki, Y. Tadokoro, K. Murata, S. Doushou, and A. Matzusawa, "A CMOS image sensor with analog two-dimensional DCT-based compression circuits for one-chip cameras," IEEE J. Solid-State Circuits, vol. 32, pp. 2030-2040, Dec. 1997.
6. T. Spirig, P. Seitz, O. Vietze, and F. Heitger, "A smart CCD image sensor with real-time programmable parallel convolution capabilities," IEEE Trans. Circuits Syst. I, vol. 44, pp. 465-468, May 1997.
7. J.-U. Schlüßler, I. Koren, J. Werner, J. Dohndorf, U. Ramacher, and A. Krönig, "Image sensor with analog neural preprocessing," in Proc. MicroNeuro'97, 1997, pp. 209-216.
8. P. Dudek and P. J. Hicks, "An analogue SIMD focal-plane processor array," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 4, May 2001, pp. 490-493.
9. A. G. Andreou and K. A. Boahen, "Translinear circuits in subthreshold MOS," Analog Integral. Circuits Signal Process., vol. 9, pp. 141-166, 1996.
10. S. Getzlaff and R. Schüffny, "A mixed-signal multiplier principle for massively parallel analog VLSI systems," in Proc. 3rd Int. Multiconf. Circuits, Systems, Communications and Computers, Athens, Greece,July 1999, pp. 125-130.
11. R. Srowik and R. Schüffny, "A high resolution pipelined A/D converter using current-mode techniques," in 3rd Int. Conf. Advanced A/D and D/A Conversion Techniques and Applications, Glasgow, U.K., July 1999, pp. 164-167.
12. B. Ginetti, P. G. A. Jespers, and A. Vandemeulebroecke, "A CMOS 13-b cyclic RSD A/D converter," IEEE J. Solid-Slate Circuits, vol. 27, pp. 957-965, July 1992.
13. K. Hadidi and G. C. Ternes, "Error analysis in pipeline A/D converters and its applications," IEEE Trans. Circuits Syst., vol. 39, pp. 506-515, Aug. 1992.
14. E. R. Fossum, "CMOS image sensors: Electronic camera-on-a-chip," IEEE Trans. Electron Devices, vol. 44, pp. 1689-1698, Oct. 1997.
15. E. Seevinck, "Analog interface circuits for VLSI," in Analogue IC Design: The Current-Approach Approach, C. Toumanzou, F. J. Lidgey, and D. G. Haigh, Eds. London, U.K.: Peregrinus, 1990.
16. C. C. Hung, M. Ismail, K. Halonen, and V. Porra, "A low voltage rail-to-rail CMOS V-I converter," IEEE Trans. Circuits Syst., vol. 46, pp. 816-820, June 1999.
17. F. Krummenacher and N. Joehl, "A 4-MHz CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Ciruits, vol. SSC-23, pp. 750-759, June 1988.
18. E. Sanchez-Sinencio and J. Silvia-Martinez, "CMOS transconductance amplifiers, architectures and active filters: A tutorial," Proc. IEE, vol. 147, pp. 3-12, Feb. 2000.
19. R. Sarpeshkar, R. F. Lyon, and C. A. Mead, "A low-power wide-linear range transconductance amplifier," Analog Integral. Circuits Signal Process., vol. 13, pp. 123-151, 1997.
20. A. Pavasonic, A. G. Andreou, and C. R. Westage, "Characterization of subthreshold MOS mismatch in transistors for VLSI systems," Analog Integrat. Circuits Signal Process., vol. 6, pp. 75-85, 1994.
21. G.C. Temes, "Autozeroing and correlated double sampling techniques," in Analog Circuit Design, J. H. Huising, R. J. van de Plassche, and W. M. C. Sansen, Eds. Norwood, MA: Kluwer, 1996, pp. 45-64.
22. E. A. Vittoz and G. Wegmann, "Dynamic current mirrors," in Analogue 1C Design: The Current-Approach Approach, C. Toumanzou, F. J. Lidgey, and D. G. Haigh, Eds. London, U.K.: Peregrinus, 1990.
23. D. M. W. Leenaerts, G. R. M. Hamm, M. J. Rutten, and G. G. Persoon, "High-performance switched-current memory cell," in Proc. Eur. Conf. Circuit Theory and Design, 1997, pp. 234-239.
24. T. Loeliger and W. Guggenbuehl, "Cascode configurations for switched current copiers," Analog Integrat. Circuits Signal Process., vol. 19, pp. 115-127, 1999.
25. G. Wegmann and E. A. Vittoz, "Analysis and improvements of accurate dynamic current mirrors," IEEE J. Solid-State Circuits, vol. 25, pp. 699-706, June 1990.