iVisual: An intelligent visual sensor SoC with 2790fps CiOS image sensor and 205GOPS/W vision processor

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 51, Issue , 2008, Pages 703-706

  Cheng, Chih Chi ^a   Lin, Chia Hua ^a   Li, Chung Te ^a   Chang, Samuel ^a   Hsu, Chia Jung ^b   Chen, Liang Gee ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b UNITED MICROELECTRONICS CORPORATION   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL CAMERAS; IMAGE PROCESSING; IMAGE SENSORS;

AVERAGE SYSTEM; CLOCK GATING; CMOS IMAGE SENSOR; INTELLIGENT VISUAL SENSOR; POWER EFFICIENCY; VISION PROCESSOR;

SYSTEM-ON-CHIP;

EID: 49549108937     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2008.4523179     Document Type: Conference Paper

References (6)

1. R. M. Philipp, et al., "A 128×128 33mW 30frames/s Single-Chip Stereo Imager," ISSCC Dig. Tech. Papers, pp. 506-507, Feb. 2006.
2. A. Abbo, et al., "XETAL-II: A 107 GOPS, 600mW Massively-Parallel Processor for Video Scene Analysis," ISSCC Dig. Tech. Papers, pp. 270-271, Feb. 2007.
3. S. Kyo, et al., "A 51.2 GOPS Scalable Video Recognition Processor for Intelligent Cruise Control Based on a Linear Array of 128 4-way VLIW Processing Elements," ISSCC Dig. Tech. Papers, pp. 48-49, Feb. 2003.
4. N. Kawai and S. Kawahito, "Noise Analysis of High-Gain, Low-Noise Column Readout Circuits for CMOS Image Sensors," IEEE T. Electron Devices, vol. 51, no. 4, pp. 185-194, Feb., 2004.
5. I. Takayanagi, et al., "A 1.25-inch 60-frames/s 8.3-M-Pixel Digital-Output CMOS Image Sensor," IEEE J. Solid-State Circuits, vol. 40, pp. 2305-2314, Nov., 2005.
6. S. Yoshihara, et al., "A 1/1.8-inch 6.4MPixel 60 frames/s CMOS Image Sensor with Seamless Mode Change," ISSCC Dig. Tech. Papers, pp. 492-493, Feb. 2006.