Design and application of multimodal power gating structures

Proceedings of the 10th International Symposium on Quality Electronic Design, ISQED 2009

Volumn , Issue , 2009, Pages 120-126

  Pakbaznia, Ehsan ^a   Pedram, Massoud ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

Leakage; Low power; MTCMOS; Multimodal power gating; Power gating; Tri modal switch

Indexed keywords

LEAKAGE; LOW POWER; MTCMOS; MULTIMODAL POWER GATING; POWER GATING; TRI-MODAL SWITCH;

LEAKAGE CURRENTS;

DESIGN;

EID: 67649635063     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISQED.2009.4810281     Document Type: Conference Paper

References (9)

1. S. Kim, S.V. Kosonocky, Stephen, and D.R. Knebel, "Understanding and minimizing ground bounce during mode transition of power gating structures", Proc. Int'l Symp. on Low Power Electronics and Design, pp. 22- 25, 2003.
2. S. Kim, S.V. Kosonocky, D. R. Knebel, and K. Stawiasz, "Experimental measurement of a novel power gating structure with intermediate power saving mode," Proc. Int'l Symp. on Low Power Electronics and Design, pp. 20-25, 2004.
3. K. Agarwal, H. Deogun, D. Sylvester, K. Nowka, "Power Gating with Multiple Sleep Modes," Proc. Int'l Symposium on Quality Electronic Design, pp. 633 - 637, 2006.
4. Tada, H. Notani, and M. Numa, "A novel power gating scheme with charge recycling," IEICE Electronics Express, no. 12, pp. 281-286.
5. Z. Chen, L. Wei, M. Johnson, and K. Roy, "Estimation of Standby Leakage Power in CMOS Circuits Considering Accurate Modeling of Transistor Stacks," Proc. of Int. Symposium on Low Power Electronics and Design,1998, pp.239-244.
6. J. Kao, A. Chandrakasan, and D. Antoniadis, "Transistor Sizing Issues and Tool for Multi Threshold CMOS Technology," Proc. Design Automation Conference, pp. 409-414, 1997.
7. A. Ramalingam, B. Zhang, A. Devgan and D. Pan, "Sleep transistor sizing using timing criticality and temporal currents," Proc. ASP-DAC,pp. 1094-1097, 2005.
8. E. Pakbaznia, F. Fallah and M. Pedram "Charge recycling in power-gated CMOS circuits," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems,Vol. 27, No. 10, pp. 1798-1811, Oct. 2008.
9. http://vcag.ecen.okstate.edu/projects/scells/