A 0.1-20 GHz low-power self-biased resistive-feedback LNA in 90 nm digital CMOS

IEEE Microwave and Wireless Components Letters

Volumn 19, Issue 5, 2009, Pages 323-325

  Chen, Mingqi ^a   Lin, Jenshan ^a  

^a J Crayton Pruitt Family Department of Biomedical Engineering   (United States)

Author keywords

CMOS; Low noise amplifier (LNA); Low power; Resistive feedback; Wideband

Indexed keywords

CMOS; LOW NOISE AMPLIFIER (LNA); LOW POWER; RESISTIVE FEEDBACK; WIDEBAND;

AUDIO FREQUENCY AMPLIFIERS; BROADBAND AMPLIFIERS;

LOW NOISE AMPLIFIERS;

EID: 67649213556     PISSN: 15311309     EISSN: None     Source Type: Journal    
DOI: 10.1109/LMWC.2009.2017608     Document Type: Article

References (14)

1. J.-C. Chien and L.-H. Lu, "40-Gb/s high-gain distributed amplifiers with cascaded gain stages in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 42, no. 12, pp. 2715-2725, Dec. 2007.
2. Y.-H. Yu, Y.-J. E. Chen, and D. Heo, "A 0.6-V low power UWB CMOS LNA," IEEE Microw. Wireless Compon. Lett., vol. 17, no. 3, pp. 229-231, Mar. 2007.
3. F. Zhang and P. R. Kinget, "Low-power programmable gain CMOS DA," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1333-1343, Jun. 2006.
4. T. Chang, J. Chen, L. A. Rigge, and J. Lin, "A packaged and ESD-protected inductorless 0.1-8 GHz wideband CMOS LNA," IEEE Microw. Wireless Compon. Lett., vol. 18, no. 6, pp. 416-418, Jun. 2008.
5. T. Chang, J. Chen, L. A. Rigge, and J. Lin, "ESD-Protected wideband CMOS LNAs using modified resistive feedback techniques with chip-on-board packaging," IEEE Trans. Microw. Theory Tech., vol. 56, no. 8, pp. 1817-1826, Aug. 2008.
6. J.-H. C. Zhan and S. S. Taylor, "A 5 GHz resistive-feedback. CMOS LNA for low-cost multi-standard applications," in IEEE Int. Solid-State Circuit Conf. Tech. Dig., Feb. 2006, pp. 721-730.
7. B. G. Perumana, J.-H. C. Zhan, S. S. Taylor, and J. Laskar, "A 0.5-6 GHz improved linearity, resistive feedback. 90-nm CMOS LNA," in Proc. IEEE Asian Solid-State Circuits Conf., Nov. 2006, pp. 263-266.
8. B. G. Perumana, J.-H. C. Zhan, S. S. Taylor, B. R. Carlton, and J. Laskar, "A 9.2 mW, 4-8 GHz resistive feedback CMOS LNA with 24.4 dB gain, 2 dB noise figure, and 21.5 dBm. output IP3," in Proc. IEEE Topical Meeting Silicon Monolith, Integr. Circuits RF Syst., Jan. 2008, pp. 34-37.
9. R.-L. Wang, M.-C. Lin, C.-F. Yang, and C.-C. Lin, "A 1 V 3.1-10.6 GHz full-band cascoded UWB LNA with resistive feedback," in Proc. IEEE EDSSC Conf., Dec. 2007, pp. 1021-1023.
10. T. Chalvatzis et al., "Low-voltage topologies for 40-Gb/s circuits in nanoscale CMOS," IEEE J. Solid-State Circuits, vol. 42, no. 7, pp. 1564-1573, Jul. 2007.
11. F. Pera and S. P. Voinigescu, "An SOI CMOS, high gain and low noise transimpedance-limiting amplifier for 10 Gb/s applications," in Proc. IEEE RFIC Symp., Jun. 2006, pp. 1-4.
12. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2nd ed. Cambridge, U. K.: Cambridge Univ. Press, 2004.
13. J. Borremans, P. Wambacq, and D. Linten, "An ESD-protected DC-to-6 GHz 9.7 mW LNA in 90 nm digital CMOS," in IEEE Int. Solid-State Circuit Conf. Tech. Dig., Feb. 2007, pp. 422-613.
14. Y. Shim, C.-W. Kim, J. Lee, and S.-G. Lee, "Design of full band UWB common-gate LNA," IEEE Microw. Wireless Compon. Lett., vol. 17, no. 10, pp. 721-723, Oct. 2007.