40-Gb/s High-Gain Distributed Amplifiers with Cascaded Gain Stages in 0.18-μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 12, 2007, Pages 2715-2725

  Chien, Jun Chau ^a   Lu, Liang Hung ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Bandwidth enhancement; Distributed amplifiers; Gain flatness; Gain bandwidth product; Inductive peaking; Stagger tuning technique

Indexed keywords

BANDWIDTH ENHANCEMENT; DISTRIBUTED AMPLIFIER; GAIN FLATNESS; GAIN-BANDWIDTH PRODUCTS; INDUCTIVE PEAKING; STAGGER- TUNING TECHNIQUE;

BROADBAND AMPLIFIERS; CMOS INTEGRATED CIRCUITS; DC POWER TRANSMISSION; ELECTRIC NETWORK TOPOLOGY; TUNING;

BANDWIDTH;

EID: 57849130098     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2007.908688     Document Type: Conference Paper

References (25)

1. D. Kehreer, H.-D. Wohlmuth, H. Knapp, M. Wurzer, and A. L. Scholtz, "40-Gb/s 2:1 multiplexer and 1:2 demultiplexer in 120-nm standard CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1830-1837, Nov. 2003.
2. J. Lee and B. Razavi, "A 40-Gb/s clock and data recovery circuit in 0.18-//mCMOS technology," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2181-2190, Dec. 2003.
3. J. Kim, J.-K. Kim, B.-J. Lee, M.-S. Hwang, H.-R. Lee, S.-H. Lee, N. Kim, D.-K. Jeong, and W. Kim, "Circuit techniques for a 40 Gb/s transmitter in 0.13 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 150-151.
4. K. Kanda, D. Yamazaki, T. Yamamoto, M. Horinaka, J. Ogawa, H. Tamura, and H. Onodera, "40 Gb/s 4:1 MUX/1:4 DEMUX in 90 nm standard CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 152-153.
5. U. Singh, L. Li, and M. M. Green, "A 34 Gb/s distributed 2:1 MUX and CMU using 0.18 μm CMOS," IEEE J. Solid-State Circuits, vol. 41, no. 9, pp. 2067-2076, Sep. 2006.
6. S. S. Mohan, M. D. M. Hershenson, S. P. Boyd, and T. H. Lee, "Bandwidth extension in CMOS with optimized on-chip inductors," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 346-355, Mar. 2000.
7. R.-C. Liu, C.-S. Lin, K.-L. Deng, and H. Wang, "Design and analysis of dc-to-14-GHz and 22-GHz CMOS cascode distributed amplifiers," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1370-1374, Aug. 2004.
8. B. Analui and A. Hajimiri, "Bandwidth enhancement for trans- impedance amplifiers," IEEE J. Solid-State Circuits, vol. 39, no. 8, pp. 1263 -1270, Aug. 2004.
9. S. Galal and B. Razavi, "40-Gb/s amplifier and ESD protection circuit in 0.18-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2389-2396, Dec. 2004.
10. H. Shigematsu, M. Sato, T. Hirose, F. Brewer, and M. Rodwell, "40 Gb/s CMOS distributed amplifier for fiber-optic communication systems," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 476-477.
11. J.-C. Chien and L.-H. Lu, "40 Gb/s high-gain distributed amplifiers with cascaded gain stages in 0.18 /xm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 538-539.
12. A. Yazdi, D. Lin, and P. Heydari, "A 1.8 V three-stage 25 GHz 3 dB-BW differential non-uniform downsized distributed amplifier," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 156-157.
13. R.-C. Liu, T.-P. Wang, L.-H. Lu, and H. Wang, "An 80 GHz traveling- wave amplifier in a 90 nm CMOS technology," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 154-155.
14. K. Moez and M. Elmasry, "A 10 dB 44 GHz loss-compensated CMOS distributed amplifier," in IEEE ISSCC Dig. Tech. Papers, Feb. 2007, pp. 548-549.
15. J. Kim, J.-O. Plouchart, N. Zamdmer, R. Trzcenski, R. Groves, M. Sherony, Y. Tan, M. Talbi, J. Safran, and L. Wagner, "A 12 dBm 320 GHz GBW distributed amplifier in 0.12 μm SOI CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 478-479.
16. R. E. Amaya, N. G. Tarr, and C. Plett, "A 27 GHz fully integrated CMOS distributed amplifier using coplanar waveguides," in RFIC Symp. Dig. Papers, Jun. 2004, pp. 193-196.
17. P. Heydari and D. Lin, "A performance optimized CMOS distributed LNA for UWB receivers," in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2005, pp. 337-340.
18. F. Zhang and P. Kinget, "Low-power programmable gain CMOS distributed LNA," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1333-1343, Jun. 2006.
19. X. Guan and C. Nguyen, "Low-power-consumption and high-gain CMOS distributed amplifiers using cascade of inductively coupled common-source gain cells for UWB systems," IEEE Trans. Microw. Theory Tech., vol. 54, no. 8, pp. 3278-3283, Aug. 2006.
20. D. M. Pozar, Microwave Engineering, 2nd ed. New York: Wiley, 1998.
21. J.-C. Chien, T.-Y. Chen, and L.-H. Lu, "A 9.5-dB 50-GHz matrix distributed amplifier in 0.18-μm CMOS," in Symp. VLSI Circuits Dig. Tech. Papers, Jun. 2006, pp. 182-183.
22. C. Lee, L.-C. Cho, and S.-I. Liu, "A 0.1-25.5-GHz differential cas- caded-distributed amplifier in 0.18-μm CMOS technology," in 2005 IEEE Asian Solid-State Circuits Conf., Nov. 2005, pp. 129-132.
23. M.-D. Tsai, H. Wang, J.-F. Kuan, and C.-S. Chang, "A 70 GHz cascaded multi-stage distributed amplifier in 90 nm CMOS technology," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 402-403.
24. M.-D. Tsai, K.-L. Deng, H. Wang, C.-H. Chen, C.-S. Chang, and J. G. J. Chern, "A miniature 25-GHz 9-dB CMOS cascaded single-stage distributed amplifier," IEEE Microw. Wireless Compon. Lett., vol. 14, no. 12, pp. 554-556, Dec. 2004.
25. S. Shekhar, J. S. Walling, and D. J. Allstot, "Bandwidth extension techniques for CMOS amplifiers," IEEE J. Solid-State Circuits, vol. 41, no. 11, pp. 2424-2439, Nov. 2006.