Algorithm, software, and hardware optimizations for Delaunay mesh generation on simultaneous multithreaded architectures

Journal of Parallel and Distributed Computing

Volumn 69, Issue 7, 2009, Pages 601-612

  Antonopoulos, Christos D ^a   Blagojevic, Filip ^d   Chernikov, Andrey N ^c   Chrisochoides, Nikos P ^c   Nikolopoulos, Dimitrios S ^b  

^a UNIVERSITY OF THESSALY   (Greece)

^b State University   (United States)

^c The College of William and Mary   (United States)

^d LAWRENCE BERKELEY NATIONAL LABORATORY   (United States)

Author keywords

Finite element; Generation; Mesh; Optimizations; Parallel; SMT

Indexed keywords

FINITE ELEMENT; GENERATION; MESH; PARALLEL; SMT;

COMPUTER ARCHITECTURE; MULTITASKING; PARALLEL ARCHITECTURES; SHAPE MEMORY EFFECT;

MESH GENERATION;

EID: 67349144648     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2009.03.005     Document Type: Article

References (48)

1. Intel VTune performance analyzer for Linux, Intel Corporation, 2006. http://www.intel.com/cd/software/products/asmona/eng/vtune/index.htm
2. NERSC Bassi system administrators, Personal communication, 2006. http://www.nersc.gov/nusers/resources/bassi/
3. H. Akkary, M. Driscoll, A dynamic multithreading processor, in: Proc. of the 31st Annual ACM/IEEE International Symposium on Microarchitecture, MICRO-31, Dallas, TX, November 1998, pp. 226-236
4. Christos D. Antonopoulos, Filip Blagojevic, Andrey N. Chernikov, Nikos P. Chrisochoides, Dimitris S. Nikolopoulos, A multigrain Delaunay mesh generation method for multicore SMT-based architectures, Journal on Parallel and Distributed Computing, March 2009 (in print)
5. Antonopoulos C.D., Ding X., Chernikov A.N., Blagojevic F., Nikolopoulos D.S., and Chrisochoides N.P. Multigrain parallel Delaunay mesh generation: Challenges and opportunities for multithreaded architectures. Proceedings of the 19th Annual International Conference on Supercomputing. Cambridge, MA (2005), ACM Press 367-376
6. Aslot V., Domeika M.J., Eigenmann R., Gaertner G., Jones W.B., and Parady B. SPEComp: A new benchmark suite for measuring parallel computer performance. WOMPAT '01: Proceedings of the International Workshop on OpenMP Applications and Tools. London, UK (2001), Springer-Verlag 1-10
7. E. Berger, K. Mckinley, R. Blumofe, P. Wilson, Hoard: A scalable memory allocator for multithreaded applications, in: Proc. of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems, Cambridge, MA, November 2000, pp. 117-128
8. Bowyer A. Computing Dirichlet tesselations. Computer Journal 24 (1981) 162-166
9. Browne S., Dongarra J., Garner N., London K., and Mucci P. A scalable cross-platform infrastructure for application performance tuning using hardware counters. Proceedings of the 2000 ACM/IEEE Conference on Supercomputing, Supercomputing '00 (CDROM). Washington, DC, USA (2000), IEEE Computer Society 42
10. Chernikov A.N., and Chrisochoides N.P. Practical and efficient point insertion scheduling method for parallel guaranteed quality Delaunay refinement. Proceedings of the 18th Annual International Conference on Supercomputing. Malo, France (2004), ACM Press 48-57
11. Chernikov A.N., and Chrisochoides N.P. Parallel 2D graded guaranteed quality Delaunay mesh refinement. Proceedings of the 14th International Meshing Roundtable. San Diego, CA (2005), Springer 505-517
12. Chernikov A.N., and Chrisochoides N.P. Generalized Delaunay mesh refinement: From scalar to parallel. Proceedings of the 15th International Meshing Roundtable. Birmingham, AL (2006), Springer 563-580
13. Chernikov A.N., and Chrisochoides N.P. Parallel guaranteed quality Delaunay uniform mesh refinement. SIAM Journal on Scientific Computing 28 (2006) 1907-1926
14. Chernikov A.N., and Chrisochoides N.P. Algorithm 872: Parallel 2D constrained Delaunay mesh generation. ACM Transactions on Mathematical Software 34 1 (2008) 1-20
15. L. Paul Chew, Guaranteed quality mesh generation for curved surfaces, in: Proceedings of the 9th ACM Symposium on Computational Geometry, San Diego, CA, 1993, pp. 274-280
16. Chrisochoides N., and Nave D. Parallel Delaunay mesh generation kernel. International Journal for Numerical Methods in Engineering 58 (2003) 161-176
17. J. Collins, H. Wang, D. Tullsen, C. Hughes, Y. Lee, D. Lavery, J. Shen, Speculative precomputation: Long-range prefetching of delinquent loads, in: Proc. of the 28th Annual International Symposium on Computer Architecture, ISCA-2001, Göteborg, Sweden, July 2001, pp. 14-25
18. C. Colohan, A. Ailamaki, J. Gregory Steffan, T. Mowry, Optimistic intra-transaction parallelism on chip multiprocessors, in: Proc. of the 31st International Conference on Very Large Databases, Trondheim, Norway, August 2005, pp. 73-84
19. Curtis-Maury M., Antonopoulos C.D., and Nikolopoulos D.S. PACMAN: A performance counters MANager for Intel hyperthreaded processors. Proceedings of the Third International Conference on the Quantitative Evaluation of Systems. Riverside, CA, USA (2006), IEEE Computer Society Press
20. F. Dahlgren, H. Grahn, M. Karlsson, F. Larsson, F. Lundholm, A. Moestedt, J. Nilsson, P. Stenström, B. Werner, SimICS/sun4m: A virtual workstation, in: Proc. of the 1998 USENIX Annual Technical Conference, New Orleans, LA, June 1998
21. D. Gay, A. Aiken, Memory management with explicit regions, in: Proc. of the 1998 ACM SIGPLAN Conference on Programming Language Design and Implementation, Montreal, Canada, June 1998, pp. 313-323
22. George P.-L., and Borouchaki H. Delaunay Triangulation and Meshing. Application to Finite Elements (1998), HERMES
23. Google, Google performance tools. http://goog-perftools.sourceforge.net/
24. A. Gray, J. Hein, M. Plummer, A. Sunderland, L. Smith, A. Simpson, A. Trew, An investigation of simultaneous multithreading on HPCx, Technical Report 0604, EPCC-University of Edinburgh, April 2006
25. Harizopoulos S., and Ailamaki A. StagedDB: Designing database servers for modern hardware. IEEE Data Engineering Bulletin 28 2 (2005) 11-16
26. Henning J.L. SPEC CPU2000: Measuring CPU performance in the new millennium. Computer 33 7 (2000) 28-35
27. Intel Corporation. IA-32 Intel Architecture Software Developers Manual, vol. 3B, System Programming Guide, Part 2 (2006)
28. Izaguirre J.A., Hampton S.S., and Matthey T. Parallel multigrid summation for the N-body problem. Journal of Parallel and Distributed Computing 65 (2005) 949-962
29. Kalla R., Sinharoy B., and Tendler J. IBM POWER5 chip: A dual-core multithreaded processor. IEEE Micro 24 2 (2004) 40-47
30. Kongetira P., Aingaran K., and Olukotun K. Niagara: A 32-way multithreaded Sparc processor. IEEE Micro 25 2 (2005) 21-29
31. Koufaty D., and Marr D. Hyperthreading Technology in the Netburst Microarchitecture. IEEE Micro 23 2 (2003) 56-65
32. Gary L. Miller, A time efficient Delaunay refinement algorithm, in: Proceedings of the 15th annual ACM-SIAM symposium on Discrete algorithms, New Orleans, LA, 2004, pp. 400-409
33. Gary L. Miller, Dafna Talmor, Shang-Hua Teng, Noel Walkington, A Delaunay based numerical method for three dimensions: Generation, formulation, and partition, in: Proceedings of the 27th Annual ACM Symposium on Theory of Computing, Las Vegas, NV, May 1995, pp. 683-692
34. Démian Nave, Nikos Chrisochoides, L. Paul Chew, Guaranteed-quality parallel Delaunay refinement for restricted polyhedral domains, in: Proceedings of the 18th ACM Symposium on Computational Geometry, Barcelona, Spain, 2002, pp. 135-144
35. Oliker L., and Biswas R. Parallelization of a dynamic unstructured application using three leading paradigms. Supercomputing '99: Proceedings of the 1999 ACM/IEEE conference on Supercomputing (CD-ROM). New York, NY, USA (1999), ACM Press 39
36. I. Park, B. Falsafi, T. Vijaykumar, Implicitly-multithreaded processors, in: Proc. of the 30th Annual International Symposium on Computer Architecture, ISCA-2003, San Diego, CA, June 2003, pp. 98-109
37. Mikael Pettersson, Perfctr: Linux performance monitoring counters kernel extension, June 2006. http://user.it.uu.se/mikpe/linux/perfctr/current
38. Ruppert J. A Delaunay refinement algorithm for quality 2-dimensional mesh generation. Journal of Algorithms 18 3 (1995) 548-585
39. S. Schneider, C. Antonopoulos, D. Nikolopoulos, Scalable locality-conscious multithreaded memory allocation, in: Proc. of the 2006 ACM SIGPLAN International Symposium on Memory Management, Ottawa, Canada, June 2006, pp. 84-94
40. Richard Shewchuk J. Triangle: Engineering a 2D quality mesh generator and Delaunay triangulator. In: Lin M.C., and Manocha D. (Eds). Applied Computational Geometry: Towards Geometric Engineering. Lecture Notes in Computer Science vol. 1148 (1996), Springer-Verlag 203-222 From the First ACM Workshop on Applied Computational Geometry
41. Richard Shewchuk J. Delaunay refinement algorithms for triangular mesh generation. Computational Geometry: Theory and Applications 22 1-3 (2002) 21-74
42. D. Tullsen, J. Lo, S. Eggers, H. Levy, Supporting fine-grained synchronization on a simultaneous multithreading processor, in: Proc. of the 5th International Symposium on High Performance Computer Architecture, HPCA-5, Orlando, FL, January 1999
43. S. Wallace, B. Calder, D. Tullsen, Threaded multiple path execution, in: Proc. of the 25th Annual International Symposium on Computer Architecture, ISCA-25, Barcelona, Spain, June 1998, pp. 238-249
44. Wang H., Wang P., Weldon R., Ettinger S., Saito H., Girkar M., Liao S., and Shen J. Speculative precomputation: Exploring the use of multithreading for latency. Intel Technology Journal 6 1 (2002)
45. Wang T., Blagojevic F., and Nikolopoulos D.S. Runtime support for integrating precomputation and thread-level parallelism on simultaneous multithreaded processors. Proceedings of the 7th Workshop on Languages, Compilers, and Run-Time Support for Scalable Systems. New York, NY, USA (2004), ACM Press 1-12
46. Watson D.F. Computing the n-dimensional Delaunay tesselation with application to Voronoi polytopes. Computer Journal 24 (1981) 167-172
47. Cameron Woo S., Ohara M., Torrie E., Pal Singh J., and Gupta A. The SPLASH-2 programs: Characterization and methodological considerations. ISCA '95: Proceedings of the 22nd Annual International Symposium on Computer Architecture. New York, NY, USA (1995), ACM Press 24-36
48. Jingren Zhou, John Cieslewicz, Kenneth Ross, Mihir Shah, Improving database performance on simultaneous multithreading processors, in: Proc. of the 31st International Conference on Very Large Databases, Trondheim, Norway, June 2005, pp. 49-60