Implicitly-multithreaded processors

Conference Proceedings - Annual International Symposium on Computer Architecture, ISCA

Volumn , Issue , 2003, Pages 39-50

  Park, Il ^a   Falsafi, Babak ^b   Vijaykumar, T N ^a  

^a PURDUE UNIVERSITY   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; DATA COMMUNICATION SYSTEMS; MICROPROCESSOR CHIPS; PIPELINE PROCESSING SYSTEMS; PROGRAM COMPILERS; SHIFT REGISTERS;

HARDWARE COMPLEXITY; IMPLICITLY MULTITHREADED ARCHITECTURE; SIMULTANEOUS MULTITHREADING PIPELINE;

COMPUTER ARCHITECTURE;

EID: 0038684851     PISSN: 08847495     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/859618.859624     Document Type: Conference Paper

References (15)

1. Haitham Akkary and Michael A. Driscoll. A dynamic multithreading processor. In Proceedings of the 31st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 31), pages 226-236, December 1998.
2. Chen-Yong Cher and T. N. Vijaykumar. Skipper: A microarchitecture for exploiting control-flow independence. December 2001.
3. Marcelo Cintra, Jose F. Martinez, and Josep Torrellas. Architectural support for scalable speculative parallelization in shared-memory systems. In Proceedings of the 27th Annual International Symposium on Computer Architecture, pages 13-24, June 2000.
4. Manjo Franklin and Gurindar S. Sohi. ARB: A hardware mechanism for dynamic reordering of memory references. IEEE Transactions on Computers, 45(5):552-571, May 1996.
5. Lance Hammond, Mark Willey, and Kunle Olukotun. Data speculation support for a chip multiprocessor. In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VIII), October 1998.
6. Intel Corporation. Intel Pentium 4 and Intel Xeon Processr Optimization: Reference Manual, October 2002.
7. Pedro Marcuello and Antonio Gonzalez. Thread-spawning schemes for speculative multithreading. February 2003.
8. Andreas Moshovos, Scott E. Breach, and T. N. Vijaykumar. Dynamic speculation and synchronization of data dependences. In Proceedings of the 24th Annual International Symposium on Computer Architecture, June 1997.
9. Chong-Liang Ooi, Seon Wook Kim, Il Park, Rudolf Eigenmann, Babak Falsafi, and T. N. Vijaykumar. Multiplex: Unifying conventional and speculative thread-level parallelism on a chip multiprocessor. In Proceedings of the 2001 International Conference on Supercomputing, June 2001.
10. Subbarao Palacharla, Norman P. Jouppi, and J. E. Smith. Complexity-effective superscalar processors. In Proceedings of the 24th Annual International Symposium on Computer Architecture, pages 206-218, June 1997.
11. Gurindar S. Sohi, Scott E. Breach, and T. N. Vijaykumar. Multiscalar processors. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 414-425, June 1995.
12. J. G. Steffan, C. B. Colohan, A. Zhai, and T. C. Mowry. A scalable approach to thread-level speculation. In Proceedings of the 27th Annual International Symposium on Computer Architecture, July 2000.
13. Dean M. Tullsen, Susan J. Eggers, Joel S. Emer, Henry M. Levy, and Jack L. Lo. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In Proceedings of the 23rd Annual International Symposium on Computer Architecture, pages 13-24, May 1996.
14. T. N. Vijaykumar and Gurindar S. Sohi. Task selection for a multiscalar processor. In Proceedings of the 31st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 31), December 1998.
15. S. Wallace, B. Calder, and D. M. Tullsen. Threaded multiple path execution. In Proceedings of the 25th Annual International Symposium on Computer Architecture, June 1998.