A scalable cross-platform infrastructure for application performance tuning using hardware counters

Proceedings of the International Conference on Supercomputing

Volumn 2000-November, Issue , 2000, Pages

  Browne, S ^a   Dongarra, J ^a,b   Garner, N ^a   London, K ^a   Mucci, P ^a  

^a University of Tennessee Knoxville   (United States)

^b OAK RIDGE NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PERFORMANCE; CROSS-PLATFORM; END-USERS; HARDWARE COUNTERS; HARDWARE PERFORMANCE COUNTERS; MODERN MICROPROCESSOR; OBJECT CODE; PERFORMANCE DATA; PERFORMANCE TUNING; PERFORMANCES ANALYSIS;

TUNING;

EID: 84877042382     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SC.2000.10029     Document Type: Conference Paper

References (9)

1. Stephan Andersson, Ron Bell, John Hague, Holger Holthoff, Peter Mayes, Jun Nakano, Danny Shieh, and Jim Tuccillo. POWER3 Introduction and Tuning Guide. IBM, October 1998. http://www.redbooks.ibm.com
2. Rudolph Berrendorf and Heinz Ziegler. PCL - the Performance Counter Library: A Common Interface to Access Hardware Performance Counters on Microprocessors, Version 1.3. http://www.fz-juelich.de/zam/PCL/
3. Mark Brehob, Travis Doom, Richard Enbody, William H Moore, Sherry Q. Moore, Ron Sass, Charles Severance, “Beyond RISC - The Post-RISC Architecture”, Michigan State University Department of Computer Science, Technical Report CPS-96-11, March 1996.
4. David Cortesi, Origin 2000 and Onyx2 Performance Tuning and Optimization Guide. Document Number 007-3430-002, Silicon Graphics Inc., 1998. http://techpubs.sgi.com/
5. Luiz DeRose and Daniel A. Reed. “SvPablo: A Multi-Language Performance Analysis System”, Proceedings of the 1999 International Conference on Parallel Processing, September 1999, pp. 311-318.
6. th International Conference on Computer Performance Evaluation - Modeling Techniques and Tools - Performance Tools'98, pp. 352-355. Palma de Mallorca, Spain, September 1998. http://vibes.cs.uiuc.edu/
7. John L. Hennessy and David A. Patterson. Computer Architecture: A Quantitative Approach, second edition. Morgan Kaufmann, 1996.
8. Curtis L. Janssen. The Visual Profiler, Version 0.4, October 1999. http://aros.ca.sandia.gov/~cljanss/perf/vprof/doc/README.html
9. Luc Smolders. System and Kernel Thread Performance Monitor API Reference Guide, Version 0.5. IBM RS/6000 Division, May 1999.