Improving database performance on simultaneous multithreading processors

VLDB 2005 - Proceedings of 31st International Conference on Very Large Data Bases

Volumn 1, Issue , 2005, Pages 49-60

  Zhou, Jingren ^a   Cieslewicz, John ^b   Ross, Kenneth A ^b   Shah, Mihir ^b  

^a MICROSOFT RESEARCH   (United States)

^b Och Spine at New York Presbyterian Hospitals   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DATABASE IMPLEMENTERS; DATABASE OPERATIONS; SIMULTANEOUS MULTITHREADING (SMT); SUPERSCALAR PROCESSOR;

COMPUTER OPERATING PROCEDURES; DATA STRUCTURES; DATABASE SYSTEMS; PIPELINE PROCESSING SYSTEMS;

MULTIPROCESSING SYSTEMS;

EID: 33745600876     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (28)

1. A. Ailamaki, D. J. DeWitt, M. D. Hill, and D. A. Wood. DBMSs on a modern processor: Where does time go? In Proceedings of VLDB Conference, 1999.
2. A. Binstock and R. Gerber. Programming with Multithreaded Software for Intel IA-32 Processors. Intel Press, 2004.
3. D. Boggs, A. Baktha, J. Hawkins, D. T. Marr, J. A. Miller, P. Roussel, R. Singhal, B. Toll, and K. Venkatraman. The microarchitecture of the intel pentium 4 processor on 90nm technology. Intel Technology Journal, 8(1):7-19, 2004.
4. P. Bohannon, P. McIlroy, and R. Rastogi. Main-memory index structures with fixed-size partial keys. In Proceedings of SIGMOD Conference, 2001.
5. P. A. Boncz, S. Manegold, and M. L. Kersten. Database architecture optimized for the new bottleneck: Memory access. In Proceedings of VLDB Conference, 1999.
6. R. Chappell, J. Stark, S. Kim, S. Reinhardt, and Y. Patt. Simultaneous subordinate microthreading (ssmt). In Proceedings of ISCA Conference, 1999.
7. S. Chen, A. Ailamaki, P. B. Gibbons, and T. C. Mowry. Improving hash join performance through prefetching. In Proceedings of ICDE Conference, 2004.
8. S. Chen, P. B. Gibbons, and T. C. Mowry. Improving index performance through prefetching. In Proceedings of SIGMOD Conference, 2001.
9. S. Chen, P. B. Gibbons, T. C. Mowry, and G. Valentin. Fractal prefetching B+-trees: Optimizing both cache and disk performance. In Proc. of SIGMOD Conference, 2002.
10. J. D. Collins, H. Wang, D. M. Tullsen, C. J. Hughes, Y. fong Lee, D. Lavery, and J. P. Shen. Speculative precomputation: Long-range prefetching of delinquent loads. In Proceedings of ISCA Conference, 2001.
11. S. Harizopoulos and A. Ailamaki. STEPS towards cacheresident transaction processing. In Proceedings of VLDB Conference, 2004.
12. IBM. IBM POWER Architecture. Available via http://www.ibm.com/technology/ power/.
13. Intel Corporation. IA-32 Intel architecture optimization reference manual. Available via http://developer.intel.com.
14. D. Kim, S. S. wei Liao, P. H. Wang, J. del Cuvillo, X. Tian, X. Zou, H. Wang, D. Yeung, M. Girkar, and J. P. Shen. Physical experimentation with prefetching helper threads on intels hyper-threaded processors. In Proc. of Intl. Symposium on Code Generation and Optimization, 2004.
15. K. Kim, S. K. Cha, and K. Kwon. Optimizing multidimensional index trees for main memory access. In Proceedings of SIGMOD Conference, 2001.
16. J. L. Lo, L. A. Barroso, S. J. Eggers, K. Gharachorloo, H. M. Levy, and S. S. Parekh. An analysis of database workload performance on simultaneous multithreaded processors. In Proceedings of ISCA Conference, 1998.
17. S. Manegold. The calibrator (v0.9e), a cache-memory and tlb calibration tool, http://homepages.cwi.nl/manegold/Calibrator/.
18. D. T. Marr, F. Binns, D. L. Hill, G. Hinton, D. A. Koufaty, J. A. Miller, and M. Upton. Hyper-threading technology architecture and microarchitecture. Intel Technology Journal, 6(1):4-15, 2002.
19. O. Mutlu, J. Stark, C. Wilkerson, and Y. N. Patt. Runahead execution: An alternative to very large instruction windows for out-of-order processors. In Proc. of International Symposium on High-Performance Computer Architecture, 2003.
20. J. Rao and K. A. Ross. Cache conscious indexing for decision-support in main memory. In Proceedings of VLDB Conference, 1999.
21. J. Rao and K. A. Ross. Making B+ trees cache conscious in main memory. In Proc. of SIGMOD Conference, 2000.
22. Sun Microsystems Inc. Ultrasparc processors. Available via http://www.sun.com/processors/index.html.
23. K. Sundaramoorthy, Z. Purser, and E. Rotenburg. Slipstream processors: improving both performance and fault tolerance. In Proc. of International Conference on Architectural Support for Programming Languages and Operating Systems, 2000.
24. D. M. Tullsen, S. J. Eggers, and H. M. Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In Proceedings of ISCA Conference, 1995.
25. H. Wang, P. H. Wang, R. D. Weldon, S. M. Ettinger, H. Saito, M. Girkar, S. S. wei Liao, and J. P. Shen. Speculative precompilation: Exploring the use of multithreading for latency. Intel Technology Journal, 6(1):22-35, 2002.
26. P. H. Wang, H. Wang, J. D. Collins, E. Grochowski, R. M. Kling, and J. P. Shen. Memory latency-tolerance approaches for itanium processors: Out-of-order execution vs.speculative precomputation. In Proceedings of International Symposium on High-Performance Computer Architecture, 2002.
27. J. Zhou and K. A. Ross. Buffering accesses to memory-resident index structures. In Proceedings of VLDB Conference, 2003.
28. J. Zhou and K. A. Ross. Buffering database operations for enhanced instruction cache performance. In Proceedings of SIGMOD Conference, 2004.