Using field-repairable control logic to correct design errors in microprocessors

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 27, Issue 2, 2008, Pages 380-393

  Wagner, Ilya ^a,b   Bertacco, Valeria ^a,b   Austin, Todd ^a,b  

^a IEEE

^b UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Hardware patching; Processor verification

Indexed keywords

DEFECTS; ERROR ANALYSIS; FORMAL LOGIC; PROBLEM SOLVING; PROGRAM PROCESSORS; VERIFICATION;

CONTROL LOGIC; HARDWARE DESIGN; HARDWARE PATCHING; PROCESSOR VERIFICATION;

MICROPROCESSOR CHIPS;

EID: 38649126182     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2007.907239     Document Type: Article

References (27)

1. DDJ Microprocessor Center. [Online]. Available: http://www.x86.org/
2. QIfdiv (Enable Pentium FDIV Fix). [Online]. Available: http://msdn2.microsoft.com/en_us/library/ms856573.aspx
3. Intel(R) StrongARM(R) SA_1100 Microprocessor Specification Update, Feb. 2000.
4. Intel(R) Celeron(R) Processor Specification Update, 2002.
5. Intel(R) Pentium(R) II Processor Invalid Instruction Erratum Overview, Jul. 2002.
6. AMD Athlon (TM) Processor Model 10 Revision Guide, Oct. 2003.
7. Intel(R) Pentium(R) Processor Invalid Instruction Erratum Overview, Jul. 2004.
8. IBM PowerPC 750GX and 750GL RISC Microprocessor Errata Notice, Jul. 2005.
9. Intel(R) Pentium(R) III Processor Specification Update, May 2005.
10. Revision Guide for AMD Athlon(TM) 64 and AMD Opteron(TM) Processors, Aug. 2005.
11. A. Allan, D. Edenfeld, J. William, H. Joyner, A. B. Kahng, M. Rodgers, and Y. Zorian, "2001 Technology roadmap for semiconductors," Computer, vol. 35, no. 1, pp. 42-53, Jan. 2002.
12. B. Bentley, "Validating a modern microprocessor," in Proc. Int. Conf. CAV, Jul. 2005, pp. 2-4.
13. B. Bentley and R. Gray, "Validating the Intel Pentium 4 microprocessor," Intel Technol. J., vol. 5, no. 1, pp. 1-8, Feb. 2001.
14. E. B. Brett, D. P. Hunter, and S. L. Smith, "Moving atom to Windows NT for alpha," Compaq DIGITAL Tech. J., vol. 10, no. 2, Jan. 1999.
15. D. Van Campenhout, T. Mudge, and J. P. Hayes, "Collection and analysis of microprocessor design errors," IEEE Des. Test Comput., vol. 17, no. 4, pp. 51-60, Oct.-Dec. 2000.
16. A. Carbine, "Scan mechanism for monitoring the state of internal signals of a VLSI microprocessor chip," U.S. Patent 5 253 255, Nov. 1990.
17. E. J. McCluskey, "Minimization of Boolean functions," Bell Syst Tech. J., vol. 6, no. 35, pp. 1417-1444, Nov. 1956.
18. J. Henry, G. Baker, and C. Parker, "High level language programs run ten times faster in microstore," in Proc. 13th Annu. Workshop Microprogramming, 1980, pp. 171-177.
19. P. H. Ho, T. Shiple, K. Harer, J. Kukula, R. Damiano, V. Bertacco, J. Taylor, and J. Long, "Smart simulation using collaborative formal and simulation engines," in Proc. ICCAD, 2000, pp. 120-126.
20. K. H. Chang, V. Bertacco, and I. Markov, "Simulation-based bug trace minimization with BMC-based refinement," in Proc. ICCAD, Nov. 2005, pp. 1045-1051.
21. J. K. P. Kevin and J. McGrath, "Microcode patch device and method for patching microcode using match registers and patch routines," U.S. Patent 6 438 664, Oct. 1999.
22. D. Koncaliev, Bugs in the Intel Microprocessors. [Online]. Available: http://www.cs.earlham.edu/dusko/cs63/
23. M. D. Goddard and D. S. Christie, "Microcode patching apparatus and method," U.S. Patent 5 796 974, Nov. 1995.
24. S. Sarangi, S. Narayanasamy, B. Carneal, A. Tiwari, B. Calder, and J. Torrellas, "Patching processor design errors with programmable hardware," IEEE Micro - Special. Issue: Micro's Top Picks from Computer Architecture Conferences, vol. 27, no. 1, pp. 12-25, Jan./Feb. 2007.
25. A. Srivastava and A. Eustace, "ATOM: A system for building customized program analysis tools," ACM SIGPLAN Not., vol. 39, no. 4, pp. 528-539, Apr. 2004.
26. I. Wagner, V. Bertacco, and T. Austin, "StressTest: An automatic approach to test generation via activity monitors," in Proc. DAC, 2005, pp. 783-788.
27. I. Wagner, V. Bertacco, and T. Austin, "Shielding against design flaws with field repairable control logic," in Proc. DAC, 2006, pp. 344-347.