Run-time cache bypassing

IEEE Transactions on Computers

Volumn 48, Issue 12, 1999, Pages 1338-1354

  Johnson, Teresa L ^a,b   Connors, Daniel A ^a,c   Merten, Matthew C ^c   Hwu, Wen Mei W ^a,c  

^a IEEE

^b HEWLETT PACKARD COMPANY   (United States)

^c UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SYSTEMS PROGRAMMING; PROGRAM COMPILERS; RESPONSE TIME (COMPUTER SYSTEMS);

CACHE BYPASSING; CACHE MANAGEMENT;

BUFFER STORAGE;

EID: 0033319665     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.817393     Document Type: Article

References (36)

1. K. Boland and A. Dollas, "Predicting and Precluding Problems with Memory Latency," IEEE Micro, vol. 14, no. 4, pp. 59-66, Aug. 1994.
2. C.-K. Luk and T.C. Mowry, "Compiler-Based Prefetching for Recursive Data Structures," Proc. Seventh Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 222-233, Sept. 1996.
3. S.T. Srinivasan and A.R. Lebeck, "Load Latency Tolerance in Dynamically Scheduled Processors," Proc. 31st Int'l Symp. Microarchitecture, pp. 148-159, Dec. 1998.
4. V. Santhanam, E.H. Gornish, and W.-C. Hsu, "Data Prefetching on the HP-8000," Proc. 24th Int'l Symp. Computer Architecture, pp. 264-273, June 1997.
5. V. Kathail, M.S. Schlansker, and B.R. Rau, "HPL PlayDoh Architecture Specification: Version 1. 0," Technical Report HPL-93-80, Hewlett-Packard Laboratories, Palo Alto, Calif., Feb. 1994.
6. T.L. Johnson and W.W. Hwu, "Run-Time Adaptive Cache Hierarchy Management via Reference Analysis," Proc. 24th Int'l Symp. Computer Architecture, pp. 315-326, June 1997.
7. D. Kroft, "Lockup-Free Instruction Fetch/Prefetch Cache Organization," Proc. Eighth Int'l Symp. Computer Architecture, pp. 81-87, May 1981.
8. G.S. Sohi and M. Franklin, "High-Bandwidth Data Memory Systems for Superscalar Processors," Proc. Fourth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 53-62, Apr. 1991.
9. A.J. Smith, "Cache Memories," Computing Surveys, vol. 14, pp. 473-530, Sept. 1982.
10. N.P. Jouppi, "Improving Direct-Mapped Cache Performance by the Addition of a Small Fully-Associative Cache and Prefetch Buffers," Proc. 17th Int'l Symp. Computer Architecture, pp. 364-373, June 1990.
11. J.-L. Baer and T.-F. Chen, "An Effective On-Chip Preloading Scheme to Reduce Data Access Penalty," Proc. Supercomputing '91, pp. 176-186, Nov. 1991.
12. T.-F. Chen and J.-L. Baer, "Reducing Memory Latency via Non-Blocking and Prefetching Caches," Technical Report 92-06-03, Dept. of Computer Science and Eng., Univ. of Washington, Seattle, June 1992.
13. S. Mehrotra and L. Harrison, "Quantifying the Performance Potential of a Data Prefetch Mechanism for Pointer-Intensive and Numeric Programs," Techical Report 1458, Center for Supercomputing Research and Development, Univ. of Illinois, Nov. 1995.
14. J.W.C. Fu, J.H. Patel, and B.L. Janssens, "Stride Directed Prefetching in Scalar Processors," Proc. 25th Ann. Conf. Microprogramming and Microarchitectures, pp. 102-110, Dec. 1992.
15. F. Dahlgren, M. Dubois, and P. Strenstrom, "Fixed and Adaptive Sequential Prefetching in Shared Memory Multiprocessors," Proc. 1993 Int'l Conf. Parallel Processing, pp. 56-63, Aug. 1993.
16. A.K. Porterfield, "Software Methods for Improvement of Cache Performance on Supercomputer Applications," PhD thesis, Rice Univ., Houston, Tex., 1989.
17. A.C. Klaiber and H.M. Levy, "An Architecture for Software-Controlled Data Prefetching," Proc. 18th Ann. Int'l Symp. Computer Architecture, pp. 43-53, May 1991.
18. T.C. Mowry, M.S. Lam, and A. Gupta, "Design and Evaluation of a Compiler Algorithm for Prefetching," Proc. Fifth Int'l Conf. Architectural Support for Programming Languages and Operating Systems, pp. 62-73, Oct. 1992.
19. W.Y. Chen, S.A. Mahlke, P.P. Chang, and W.W. Hwu, "Data Access Microarchitectures for Superscalar Processors with Compiler-Assisted Data Prefetching," Proc. 24th Ann. Int'l Symp. Microarchitecture, pp. 69-73, Nov. 1991.
20. W.Y. Chen, S.A. Mahlke, W.W. Hwu, T. Kiyohara, and P.P. Chang, "Tolerating Data Access Latency with Register Preloading," Proc. Sixth Int'l Conf. Supercomputing, pp. 104-113, July 1992.
21. M.H. Lipasti, W.J. Schmidth, S.R. Kunkel, and R.R. Roediger, "SPAID: Software Prefetching in Pointer- and Call-Intensive Environments," Proc. 28th Ann. Int'l Symp. Microarchitecture, pp. 231-236, Dec. 1995.
22. A. Roth, A. Moshovos, and G.S. Sohi, "Dependence Based Prefetching for Linked Data Structures," Proc. Eighth Int'l Conf. Architectual Support for Programming Languages and Operating Systems, Oct. 1998.
23. A. Roth and G.S. Sohi, "Effective Jump-Pointer Prefetching for Linked Data Structures," Proc. 26th Int'l Symp. Computer Architecture, May 1999.
24. J.A. Rivers, E.S. Tam, G.S. Tyson, E.S. Davidson, and M. Farrens, "Utilizing Reuse Information in Data Cache Management," Proc. 12th ACM Int'l Conf. Supercomputing, July 1998.
25. R.A. Sugumar and S.G. Abraham, "Efficient Simulation of Caches under Optimal Replacement with Applications to Miss Characterization," Proc. 1993 ACM SIGMETRICS Conf. Measurement and Modeling of Computer Systems, pp. 24-35, May 1993.
26. G. Tyson, M. Farrens, J. Matthews, and A.R. Pleszkun, "A Modified Approach to Data Cache Management," Proc. 28th Ann. Int'l Symp. Microarchitecture, pp. 93-103, Dec. 1995.
27. A. González, C. Aliagas, and M. Valero, "A Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality," Proc. 1995 Int'l Conf. Supercomputing, pp. 338-347, July 1995.
28. V. Milutinovic, B. Markovic, M. Tomasevic, and M. Tremblay, "The Split Temporal/Spatial Cache: Initial Performance Analysis," Proc. SCIzzL-5, pp. 63-70, Mar. 1996.
29. J.A. Rivers and E.S. Davidson, "Reducing Conflicts in Direct-Mapped Caches with a Temporality-Based Design," Proc. 1996 Int'l Conf. Parallel Processing, pp. 151-162, Aug. 1996.
30. "SPEC Newsletter," SPEC, Fremont, Calif., 1991.
31. L.A. Belady, "A Study of Replacement Algorithms for a Virtual-Storage Computer," IBM Systems J., vol. 5, no. 2, pp. 78-101, 1966.
32. S. McFarling, "Program Analysis and Optimization for Machines with Instruction Cache," PhD thesis, Stanford Univ., 1988.
33. T.L. Johnson, "Run-Time Adaptive Cache Management," PhD thesis, Dept. of Electrical and Computer Eng., Univ. of Illinois, Urbana, 1998.
34. P.P. Chang, S.A. Mahlke, W.Y. Chen, N.J. Warter, and W.W. Hwu, "IMPACT: An Architectural Framework for Multiple-Instruction-Issue Processors," Proc. 18th Int'l Symp. Computer Architecture, pp. 266-275, May 1991.
35. J.W.C. Fu and J.H. Patel, "How to Simulate 100 Billion References Cheaply," Technical Report CRHC-91-30, Center for Reliable and High-Performance Computing, Univ. of Illinois, Urbana, 1991.
36. AMD Corporation, AMD-K6 Processor Data Sheet. AMD Corp., Sunnyvale, Calif., Order No. 20695, 1997.