The use of prediction for accelerating upgrade misses in cc-NUMA multiprocessors

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn 2002-January, Issue , 2002, Pages 155-164

  Acacio, M E ^a   Gonzalez J ^b   Garcia J M ^a   Duato, J ^c  

^a UNIVERSITY OF MURCIA   (Spain)

^b INTEL CORPORATION   (United States)

^c UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Acceleration; Access protocols; Coherence; Delay; Hardware; Out of order; Predictive models; Proposals

Indexed keywords

ACCELERATION; COHERENT LIGHT; COMPUTER HARDWARE; FORECASTING; MULTIPROCESSING SYSTEMS;

ACCESS PROTOCOLS; DELAY; OUT OF ORDER; PREDICTIVE MODELS; PROPOSALS;

PARALLEL ARCHITECTURES;

EID: 79959602320     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.2002.1106014     Document Type: Conference Paper

References (28)

1. M. E. Acacio, J. González, J. M. García and J. Duato. "A New Scalable Directory Architecture for Large-Scale Multiprocessors". Proc. of the 7th Int'l Symposium on High Performance Computer Architecture, pp. 97-106, January 2001.
2. M. E. Acacio, J. González, J. M. García and J. Duato. "A Novel Approach to Reduce L2 Miss Latency in Shared-Memory Multiprocessors". Proc. of the 16th Int'l Parallel and Distributed Processing Symposium, April 2002.
3. E. E. Bilir, R. M. Dickson, Y. Hu, M. Plakal, D. J. Sorin, M. D. Hill and D. A. Wood. "Multicast Snooping: A New Coherence Method Using a Multicast Address Network". Proc. of the 26th Int'l Symposium on Computer Architecture, pp. 294-304, May 1999.
4. A. Charlesworth. "Extending the SMP Envelope". IEEE Micro, 18(1):39-49, Jan/Feb 1998.
5. D. E. Culler, J. P. Singh and A. Gupta. "Parallel Computer Architecture: A Hardware/Software Approach". Morgan Kaufmann Publishers, Inc., 1999.
6. D. Dai and D. K. Panda. "Reducing Cache Invalidation Overheads in Wormhole Routed DSMs Using Multidestination Message Passing". Proc. of International Conference on Parallel Processing, 1:138-145, August 1996.
7. K. Gharachorloo, M. Sharma, S. Steely and S. V. Doren. "Architecture and Design of AlphaServer GS320". Proc. of International Conference on Architectural Support for Programming Language and Operating Systems, pp. 13-24, November 2000.
8. A. González, M. Valero, N. Topham and J. M. Parcerisa. "Eliminating Cache Conflict Misses through XOR-Based Placement Functions". Proc. of the Int'l Conference on Supercomputing, pp. 76-83, 1997.
9. A. Gupta and W.-D. Weber. "Cache Invalidation Patternsin Shared-Memory Multiprocessors". IEEE Transactions on Computers, 41(7):794-810, July 1992.
10. A. Gupta, W.-D. Weber and T. Mowry. "Reducing Memory and Traffic Requirements for Scalable Directory-Based Cache Coherence Schemes". Proc. Int'l Conference on Parallel Processing, pp. 312-321, August 1990.
11. L. Gwennap. "Alpha 21364 to Ease Memory Bottleneck". Microprocessor Report, pp. 12-15, October 1998.
12. M. D. Hill. "Multiprocessors Should Support Simple Memory-Consistency Models". IEEE Computer, 31(8):28-34, August 1998.
13. C. J. Hughes, V. S. Pai, P. Ranganathan and S. V. Adve. "RSIM: Simulating Shared-Memory Multiprocessors with ILP Processors". IEEE Computer, 35(2):40-49, February 2002.
14. S. Kaxiras and J. R. Goodman. "Improving CC-NUMA Performance Using Instruction-Based Prediction". Proc. of the 5th Int'l High Performance Computer Architecture, pp. 161-170, January 1999.
15. S. Kaxiras and C. Young. "Coherence Communication Prediction in Shared-Memory Multiprocessors". Proc. of the 6th Int'l High Performance Computer Architecture, pp. 156-167, January 2000.
16. A. C. Lai and B. Falsafi. "Memory Sharing Predictor: The KeytoaSpeculative DSM". Proc. of the 26th Int'l Symposium on Computer Architecture, pp. 162-171, May 1999.
17. A. C. Lai and B. Falsafi. "Selective, Accurate, and Timely Self-Invalidation Using Last-Touch Prediction". Proc. of the 27th Int'l Symposium on Computer Architecture, pp. 139-148, May 2000.
18. J. Laudon and D. Lenoski. "The SGI Origin: A ccNUMA Highly Scalable Server". Proc. of the 24th Int'l Symposium on Computer Architecture, pp. 241-251, June 1997.
19. A. R. Lebeck and D. A. Wood. "Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors". Proc. of the 22nd Int'l Symposium on Computer Architecture, pp. 48-59, June 1995.
20. M. P. Malumbres, J. Duato and J. Torrellas. "An Efficient Implementation of Tree-based Multicast Routing for Distributed Shared-Memory Multiprocessors". Proc. of the 8th Int'l Symposium on Parallel and Distributed Processing, pp. 186-189, 1996.
21. S. S. Mukherjee and M. D. Hill. "Using Prediction to Accelerate Coherence Protocols". Proc. of the 25th Int'l Symposium on Computer Architecture, pp. 179-190, July 1998.
22. A. K. Nanda, A.-T. Nguyen, M. M. Michael and D. J. Joseph. "High-Throughput Coherence Controllers". Proc. of the 6th Int'l High Performance Computer Architecture, pp. 145-155, January 2000.
23. J. Nilsson and F. Dahlgren. "Reducing Ownership Overhead for Load-Store Sequences in Cache-Coherent Multiprocessors". Proc. of the 14th Int'l Parallel and Distributed Processing Symposium, pp. 684-692, May 2000.
24. B. O'Krafka and A. Newton. "An Empirical Evaluation of Two Memory-Efficient Directory Methods". Proc. of the 17th Int'l Symposium on Computer Architecture, pp. 138-147, May 1990.
25. V. S. Pai, P. Ranganathan, H. Abdel-Shafi and S. Adve. "The Impact of Exploiting Instruction-Level Parallelism on Shared-Memory Multiprocessors". IEEE Transactions on Computers, 48(2):218-226, February 1999.
26. J. Singh, W.-D. Weber and A. Gupta. "SPLASH: Stanford Parallel Applications for Shared-Memory". Computer Architecture News, 20:5-44, March 1992.
27. S. C. Woo, M. Ohara, E. Torrie, J. P. Singh and A. Gupta. "The SPLASH-2 Programs: Characterization and Methodological Considerations". Proc. of the 22nd Int'l Symposium on Computer Architecture, pp. 24-36, June 1995.
28. Z. Zhou, W. Shi and Z. Tang. "A Novel Multicast Scheme to Reduce Cache Invalidation Overheads in DSM Systems". Proc. of the 19th IEEE Int'l Performance, Computing and Communications Conference, 2000.