An adaptive cache coherence protocol optimized for producer-consumer sharing

Proceedings - International Symposium on High-Performance Computer Architecture

Volumn , Issue , 2007, Pages 328-339

  Cheng, Liqun ^a   Carter, John B ^a   Dai, Donglai ^b  

^a UNIVERSITY OF UTAH   (United States)

^b HEWLETT PACKARD ENTERPRISE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE CACHE COHERENCE PROTOCOLS; NETWORK LATENCY; REMOTE MISSES; SHARED MEMORY MULTIPROCESSORS;

COMPUTER SIMULATION; MULTIPROCESSING SYSTEMS; NATURAL SCIENCES COMPUTING; NETWORK PROTOCOLS; OPTIMIZATION; TELECOMMUNICATION TRAFFIC;

CACHE MEMORY;

EID: 34547666967     PISSN: 15300897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HPCA.2007.346210     Document Type: Conference Paper

References (35)

1. http://www.top500.org/.
2. [21 http://phase.hpcc.jp/Omni/benchmarks/NPB/.
3. H. Abdel-Shafi, J. Hall, S. V. Adve, and V. S. Adve. An evaluation of fi ne-grain producer-initiated communication in cachecoherent multiprocessors. In HPCA, 1997.
4. M. E. Acacio, J. Gonzalez, J. M. Garcia, and J. Duato. The use of prediction for accelerating upgrade misses in cc-NUMA multiprocessors. In PACT, 2002.
5. C. Anderson and A. R. Karlin. Two adaptive hybrid cache coherency protocols. In HPCA, 1996.
6. G. Byrd and M. Flynn. Producer-consumer communication in distributed shared memory multiprocessors. Proceedings of the IEEE, 1999.
7. J. Carter, J. Bennett, and W. Zwaenepoel. Techniques for reducing consistency-related communication in distributed shared memory systems. ACM Transactions on Computer Systems, 13(3):205-243, Aug. 1995.
8. X. Chen, Y. Yang, G. Gopalakrishnan, and C-T. Chou. Reducing verifi cation complexity of a multicore coherence protocol using assume/guarantee. FMCAD, 2006.
9. L. Cheng, N. Muralimanohar, K. Ramani, R. Balasubramonian, and J. B. Carter. Interconnect-aware coherence protocols for chip multiprocessors. In ISCA, 2006.
10. A. Cox and R. Fowler. Adaptive cache coherency for detecting migratory shared data. In Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 98-108, May 1993.
11. D. L. Dill. The Murphi verifi cation system. In CAV, 1996.
12. D.H. Bailey, et al. The NAS Parallel Benchmarks. The International Journal of Supercomputer Applications, Fall 1994.
13. N. Eisley, L.-S. Peh, and L. Shang. In-network cache coherence. 2006.
14. S. L. Graham, M. Snir, and C. A. Patterson. Getting up to speed: The future of supercomputing. In Committee on the Future of Supercomputing, National Research Council, 2004.
15. H. Grahn, P. Stenström, and M. Dubois. Implementation and evaluation of update-based cache protocols under relaxed memory consistency models. Future Generation Computer Systems, 11(3):247-271, June 1995.
16. J. Huh, J. Chang, D. Burger, and G. S. Sohi. Coherence decoupling: Making use of incoherence. In ASPLOS. 2004.
17. Institute of Electrical and Electronics Engineers. IEEE Standard for Scalable Coherent Interface: IEEE Std. 1596-1992. 1993.
18. S. Kaxiras and J. R. Goodman. Improving CC-NUMA performance using instruction-based prediction. In HPCA, 1999.
19. D. A. Koufaty, X. Chen, D. K. Poulsen, and J. Torrellas. Data forwarding in scalable shared-memory multiprocessors. In ICS, 1995.
20. A.-C. Lai and B. Falsafi . Memory sharing predictor: The key to a speculative coherent DSM. In ISCA, 1999.
21. A.-C. Lai and B. Falsafi. Selective, accurate, and timely selfinvalidation using last-touch prediction. In ISCA, 2000.
22. A. R. Lebeck and D. A. Wood. Dynamic self-invalidation: reducing coherence overhead in shared-memory multiprocessors. In ISCA, 1995.
23. D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hennessy. The directory-based cache coherence protocol for the DASH multiprocessor. In Proceedings of the 17th Annual International Symposium on Computer Architecture, pages 148-159, May 1990.
24. M. Martin, P. Harper, D. Sorin, M. Hill, and D. Wood. Using destination-set prediction to improve the latency/bandwidth tradeoff in shared memory multiprocessors. In ISCA, 2003.
25. M. M. K. Martin, M. D. Hill, and D. A. Wood. Token coherence: Decoupling performance and correctness. In ISCA, 2003.
26. M. R. Marty, J. D. Bingham, M. D. Hill, A. J. Hu, M. M. K. Martin, and D. A. Wood. Improving multiple-cmp systems using token coherence. In HPCA, 2005.
27. M. R. Marty and M. D. Hill. Coherence ordering for ring-based chip multiprocessors. 2006.
28. K. L. McMillan. Parameterized verifi cation of the FLASH cache coherence protocol by compositional model checking. In Proceedings of the 11th Conference on Correct Hardware Design and Verifi cation Methods, 2001.
29. S. S. Mukherjee and M. D. Hill. Using prediction to accelerate coherence protocols. In ISCA, 1998.
30. K. J. Nesbit and J. E. Smith. Data cache prefetching using a global history buffer. In HPCA, 2004.
31. S. Somogyi, T. F. Wenisch, A. Ailamaki, B. Falsafi, and A. Moshovos. Spatial memory streaming. ISCA, 2006.
32. P. Stenström, M. Brorsson, and L. Sandberg. An adaptive cache coherence protocol optimized for migratory sharing. In Proceedings of the 20th Annual International Symposium on Computer Architecture, pages 109-118, May 1993.
33. K. Strauss, X. Shen, and J. Torrellas. Flexible snooping: Adaptive forwarding and fi ltering of snoops in embedded-ring multiprocessors. ISCA, 2006.
34. T. F. Wenisch, S. Somogyi, N. Hardavellas, J. Kim, A. Ailamaki, and B. Falsafi . Temporal streaming of shared memory. In ISCA, 2005.
35. S. Woo, M. Ohara, E. Torrie, J. Singh, and A. Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22nd Annual International Symposium on Computer Architecture, pages 24-36, June 1995.