Variation-aware resource sharing and binding in behavioral synthesis

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2009, Pages 79-84

  Wang, Feng ^a,b,c   Xie, Yuan ^a,b,c   Takach, Andres ^a,b,c  

^a QUALCOMM INC   (United States)

^b PENNSYLVANIA STATE UNIVERSITY   (United States)

^c MENTOR GRAPHICS CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

AREA REDUCTIONS; BEHAVIORAL SPECIFICATIONS; BEHAVIORAL SYNTHESIS; BENCHMARK DESIGNS; DEEP SUB-MICRON DESIGNS; DELAY ANALYSIS; DESIGN CONSTRAINTS; FUNCTIONAL UNITS; IMAGE PROCESSING APPLICATIONS; PERFORMANCE CONSTRAINTS; PERFORMANCE VARIATIONS; PROCESS VARIATIONS; RESOURCE-SHARING; RUN-TIME; STATISTICAL PERFORMANCE; TIMING ANALYSIS;

BENCHMARKING; COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; IMAGE PROCESSING; PROBABILITY DENSITY FUNCTION;

SYNTHESIS (CHEMICAL);

EID: 64549093726     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2009.4796445     Document Type: Conference Paper

References (26)

1. A. Raghunathan, N. K. Jha, and S. Dey. High-level power analysis and optimization. Kluwer Academic Publishers, 1998.
2. D. Gajski, N. Dutt, and A. Wu. High-level synthesis: Introduction to chip and system design. Kluwer Academic Publishers, 1992.
3. Tohru Furuyama. Keynote speeach: CHALLENGES OF DIGITAL CONSUMER AND MOBILE SoCs: MORE MOORE POSSIBLE? DATE Conference, April 2007.
4. P. Hurat, Y.-T. Wang, and N. K. Verghese. Sub-90 nanometer variability is here to stay. EDA Tech Forum, November 2005.
5. Cheng-Tsung Hwang, Jiahn-Hurng Lee, and Yu-Chin Hsu. A formal approach to the scheduling problem in high level synthesis. IEEE Transactions on Computer-Aided Design ofIntegrated Circuits and Systems, CAD-10(4):464-475, 1991.
6. E. F. Girczyc, R. J. Buhr, and J. P. Knight. Applicability of a subset of ada as an algorithmic hardware description language for graph based hardware compilation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-4(2):134-142, 1985.
7. B.M. Pangrle. A Behavioral Compiler for Intelligent Silicon Compilation. PhD thesis, University of Illinois at Urbana-Champaign, 1987.
8. P. Paulin and J. Knight. Force-directed scheduling for the behavioral synthesis of asic's. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pages 661-679, 1989.
9. H. Kramer and W. Rosenstiel. System synthesis using behavioural descriptions. In Proceedings, European Design Automaton Conference, pages 277-282. IEEE Computer Society Press, 1990.
10. C. J. Tseng and D. P. Siewiorek. Automated synthesis of data paths in digital systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-5(3):379-395, July 1986.
11. thDesign Automation Conference, pages 210-215. ACM Press, 1987.
12. E. Kursun, A. Srivastava, S. G. Memik, and M. Sarrafzadeh. Early evaluation techniques for low power binding. In International Sympo sium on Low Power Electronics and Design, pages 160-165, 2002.
13. C.-G. Lyuh and T. Kim. High-level synthesis for low power based on network flow method. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 11(3):364-375, 2003. 1063-8210.
14. X. Tang, H. Zhou, and P. Banerjee. Leakage power optimization with dual-vth library in high-level synthesis. In Design automation conference, pages 202-207, 2005.
15. R. Mukherjee, S. Ogrenci Memik, and G. Memik. Temperature-aware resource allocation and binding in high-level synthesis. In Design Automation Conference, pages 196-201, 2005.
16. C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, and S. Narayan. First-order incremental block-based statistical timing analysis. Design Automation Conference (DAC), pages 331-336, June 2004.
17. Shekhar Borkar. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. IEEE Micro, 25(6):10-16, 2005.
18. N. Kim, K. Taeho, K. Bowman, V. De, and T. Mudge. Total power-optimal pipelining and parallel processing under process variations in nanometer technology. In International Conference on Computer Aided Design, pages 535-540, 2005.
19. D. Marculescu and E. Talpes. Variability and energy awareness: A microarchitecture-level perspective. In Design Automatin Conference, pages 11-16, 2005.
20. X. Liang and D. Brooks. Performance optimal micro-architecture parameters selection under the impact of process variation. In International Conference on Computer Aided Design, 2006.
21. W.-L. Hung, X. Wu, and Y. Xie. Guarantee performance yield in high-level synthesis. In International Conference on Computer Aids Design, 2006.
22. Jongyoon Jung and Taewhan Kim. Timing Variation-Aware High-LevelSynthesis. ICCAD, November 2007.
23. K. Bernstein, D. J. Frank, A. E. Gattiker, W. Haensch, B. L. Ji, S. R. Nassif, E. J. Nowak, D. J. Pearson, and N. J. Rohrer. High-performance cmos variability in the 65-nm regime and beyond. IBM J. Res. Dev., 50(4/5):433-449, 2006.
24. C. Clark. The greatest of a finite set of random variables. Operations Research, pages 145-162, 1961.
25. S. Sapatnekar. Timing. Kluwer Academic Publishers, 2004.
26. Catapult C synthesis. Technical report, Mentor Graphics Corporation, Products Overview,.