메뉴 건너뛰기




Volumn , Issue , 2008, Pages 141-150

Backside circuit edit on full-thickness silicon devices

Author keywords

[No Author keywords available]

Indexed keywords


EID: 63549111057     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1361/cp2008istfal41     Document Type: Conference Paper
Times cited : (26)

References (12)
  • 1
    • 24644524710 scopus 로고    scopus 로고
    • Application of Advanced Micromachining Techniques for the Characterization and Debug of High Performance Microprocessors
    • Livengood, R. H., Winer, P., Rao, V. R., "Application of Advanced Micromachining Techniques for the Characterization and Debug of High Performance Microprocessors," J. Vac. Sci. Technol. B, 17(1), (1999), pp. 40-43.
    • (1999) J. Vac. Sci. Technol. B , vol.17 , Issue.1 , pp. 40-43
    • Livengood, R.H.1    Winer, P.2    Rao, V.R.3
  • 9
    • 0037371619 scopus 로고    scopus 로고
    • Study of Package Warp Behavior for High-Performance Flip-Chip BGA
    • Sawada, Y., Harada, K., Fujioka, H., "Study of Package Warp Behavior for High-Performance Flip-Chip BGA," Microelectronics Reliability, Vol. 43, Issue 3 (2003), pp. 465-471.
    • (2003) Microelectronics Reliability , vol.43 , Issue.3 , pp. 465-471
    • Sawada, Y.1    Harada, K.2    Fujioka, H.3


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.