Interconnect capacitance estimation for FPGAs

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2004, Pages 713-718

  Anderson, Jason H ^a   Najm, Farid N ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ACOUSTIC NOISE; APPLICATION SPECIFIC INTEGRATED CIRCUITS; CAPACITANCE; CMOS INTEGRATED CIRCUITS; ELECTRIC POWER UTILIZATION; MATHEMATICAL MODELS; OPTICAL INTERCONNECTS; PARAMETER ESTIMATION;

DYNAMIC POWER; PARASITIC CAPACITANCE; POWER PREDICTION; WIRE SEGMENTS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 2442513166     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. V. George and J. Rabaey. Low-Energy FPGAs: Architecture and Design. Kluwer Academic Publishers, Boston, MA, 2001.
2. L. Stok and J. Cohn. There is life left in ASICs. In ACM/IEEE International Symposium on Physical Design, pages 48-50, 2003.
3. L. Shang, A. Kaviani, and K. Bathala. Dynamic power consumption in the Virtex-II FPGA family. In ACM International Symposium on Field-Programmable Gate Arrays, pages 157-164, 2002.
4. K.W. Poon, A. Yan, and S. J. B. Wilton. A flexible power model for FPGAs. In International Conference on Field-Programmable Logic and Applications, pages 312-321, 2002.
5. J. H. Anderson and F. N. Najm. Switching activity analysis and pre-layout activity prediction for FPGAs. In ACM/IEEE International Workshop on System-Level Interconnect Prediction, pages 15-21, 2003.
6. Xilinx, Inc., San Jose, CA. Virtex II PRO FPGA Data Sheet, 2003.
7. A. H. Farrahi and M. Sarrafzadeh. FPGA technology mapping for power minimization. In International Workshop on Field-Programmable Logic and Applications, pages 167-174, 1994.
8. H. Li, W-K. Mak, and Srinivas Katkoori. LUT-based FPGA technology mapping for power minimization with optimal depth. In IEEE Computer Society Workshop on VLSI, pages 123-128, 2001.
9. K. Roy. Power-dissipation driven FPGA place and route under timing constraints. IEEE Transactions On Circuits and Systems, 46(5):634-637, May 1999.
10. B. Kumthekar and F. Somenzi. Power and delay reduction via simultaneous logic and placement optimization in FPGAs. In ACM/IEEE Design, Automation and Test in Europe, pages 202-207, Paris, France, 2000.
11. A. Marquardt, V. Betz, and J. Rose. Timing-driven placement for FPGAs. In ACM International Symposium on Field-Programmable Gate Arrays, pages 203-213, 2000.
12. T. Karnik and S.-M. Kang. An empirical model for accurate estimation of routing delay in FPGAs. In IEEE International Conference on Computer-Aided Design, pages 328-331, 1995.
13. P. Maidee, C. Ababei, and K. Bazargan. Fast timing-driven partitioning-based placement for island style FPGAs. In ACM/IEEE Design Automation Conference, pages 598-603, 2003.
14. M. Hutton, K. Adibsamii, and A. Leaver. Adaptive delay estimation for partitioning-driven PLD placement. IEEE Transactions on Very Large Scale Integration Systems, 11(1):60-63, February 2003.
15. Xilinx power tools. http://www.xilinx.com/ise/power_tools, 2003.
16. The R project for statistical computing. http://www.r-project.org, 2003.
17. J. Lou, S. Thakur, S. Krishnamoorthy, and H. S. Sheng. Estimating routing congestion using probabilistic analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 21(1):32-41, January 2002.
18. S. Bodapati and F. N. Najm. Pre-layout estimation of individual wire lengths. In ACM International Workshop on System-Level Interconnect Prediction, pages 91-96, 2000.