-
3
-
-
84869268536
-
-
The international technology roadmap for semiconductors itrs
-
"The international technology roadmap for semiconductors (itrs)", http://www.itrs.net/.
-
-
-
-
5
-
-
85077688405
-
Active hardware metering for intellectual property protection and security
-
Y. Alkabani and F. Koushanfar. Active hardware metering for intellectual property protection and security. In USENIX Security Symposium, pages 291-306, 2007.
-
(2007)
USENIX Security Symposium
, pp. 291-306
-
-
Alkabani, Y.1
Koushanfar, F.2
-
8
-
-
51549088218
-
Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability
-
Y. Alkabani, T. Massey, F. Koushanfar, and M. Potkonjak. Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability. In Design Automation Conference (DAC), 2008.
-
(2008)
Design Automation Conference (DAC)
-
-
Alkabani, Y.1
Massey, T.2
Koushanfar, F.3
Potkonjak, M.4
-
10
-
-
0038341105
-
Silicon physical random functions
-
B. Gassend, D. Clarke, M. van Dijk, and S. Devadas. Silicon physical random functions. In ACM conference on Computer and communications security (CCS), pages 148-160, 2002.
-
(2002)
ACM conference on Computer and communications security (CCS)
, pp. 148-160
-
-
Gassend, B.1
Clarke, D.2
van Dijk, M.3
Devadas, S.4
-
11
-
-
0037999043
-
Delay-based circuit authentication and applications
-
B. Gassend, D. Clarke, M. van Dijk, and S. Devadas. Delay-based circuit authentication and applications. In ACM symposium, on Applied, computing, pages 294-301, 2003.
-
(2003)
ACM symposium, on Applied, computing
, pp. 294-301
-
-
Gassend, B.1
Clarke, D.2
van Dijk, M.3
Devadas, S.4
-
15
-
-
4544381402
-
A technique to build a secret key in integrated circuits for identification and authentication applications
-
J. Lee, L. Daihyun, B. Gassend, G. Suh, M. van Dijk, and S. Devadas. A technique to build a secret key in integrated circuits for identification and authentication applications. In Symposium of VLSI Circuits, pages 176-179, 2004.
-
(2004)
Symposium of VLSI Circuits
, pp. 176-179
-
-
Lee, J.1
Daihyun, L.2
Gassend, B.3
Suh, G.4
van Dijk, M.5
Devadas, S.6
-
16
-
-
0034428343
-
IC identification circuits using device mismatch
-
K. Lofstrom, W. Daasch, and D. Taylor. IC identification circuits using device mismatch. In International Solid, State Circuits Conference (ISSCC), pages 372-373, 2000.
-
(2000)
International Solid, State Circuits Conference (ISSCC)
, pp. 372-373
-
-
Lofstrom, K.1
Daasch, W.2
Taylor, D.3
-
18
-
-
67249147207
-
-
M. Majzoobi, F. Koushanfar, and M. Potkonjak. Testing techniques for hardware security. In ITC, 2008.
-
M. Majzoobi, F. Koushanfar, and M. Potkonjak. Testing techniques for hardware security. In ITC, 2008.
-
-
-
-
19
-
-
85014926558
-
A security tagging scheme for asic designs and intellectual property cores
-
January
-
C. Marsh and T. Kean. A security tagging scheme for asic designs and intellectual property cores. Design & Reuse, January 2007.
-
(2007)
Design & Reuse
-
-
Marsh, C.1
Kean, T.2
-
20
-
-
0035440030
-
Techniques for the creation of digital watermarks in sequential circuit designs
-
A. Oliveira. Techniques for the creation of digital watermarks in sequential circuit designs. IEEE Trans. CAD of Integrated Circuits and Systems, 20(9):1101-1117, 2001.
-
(2001)
IEEE Trans. CAD of Integrated Circuits and Systems
, vol.20
, Issue.9
, pp. 1101-1117
-
-
Oliveira, A.1
-
25
-
-
84999466301
-
Security on FPGAs: State-of-the-art implementations and attacks
-
T. Wollinger, J. Guajardo, and C. Paar. Security on FPGAs: State-of-the-art implementations and attacks. IEEE Trans. on Embedded Computing Systems, 3(3):534-574, 2004.
-
(2004)
IEEE Trans. on Embedded Computing Systems
, vol.3
, Issue.3
, pp. 534-574
-
-
Wollinger, T.1
Guajardo, J.2
Paar, C.3
-
26
-
-
33845577055
-
Information hiding in finite state machine
-
L. Yuan and G. Qu. Information hiding in finite state machine. In Information Hiding Workshop, pages 340-354, 2004.
-
(2004)
Information Hiding Workshop
, pp. 340-354
-
-
Yuan, L.1
Qu, G.2
|