SoC and SiP, the Yin and Yang of the Tao for the new electronic era

Proceedings of the IEEE

Volumn 97, Issue 1, 2009, Pages 9-17

  Maurelli, Alfonso ^a   Belot, Didier ^a   Campardo, Giovanni ^b  

^a STMICROELECTRONICS   (Italy)

^b Numonyx   (Italy)

Author keywords

System in package (SiP); System on chip (SoC)

Indexed keywords

MEMORY ARCHITECTURE; PHOSPHORUS COMPOUNDS; PROGRAMMABLE LOGIC CONTROLLERS; SILICON COMPOUNDS; SYSTEM-IN-PACKAGE; SYSTEM-ON-CHIP; SYSTEMS ANALYSIS;

COMPLETE SYSTEM; EMBEDDED MEMORY; MORE THAN MOORE; SYSTEM ON CHIPS (SOC); TECHNOLOGY DEVELOPMENT; TECHNOLOGY INTEGRATION; TECHNOLOGY LIMITATIONS; VIRTUAL MEETINGS;

INTEGRATED CIRCUIT DESIGN;

EID: 61549133817     PISSN: 00189219     EISSN: None     Source Type: Journal    
DOI: 10.1109/JPROC.2008.2007453     Document Type: Article

References (37)

1. J. M. Early, "Out to Murray Hill to play: An early history of transistors," IEEE Trans. Electron Devices, vol. 48, pp. 2468-2472, Nov. 2001.
2. I. M. Ross, "The foundation of the silicon age," Bell Labs Tech. J., pp. 3-14, Autumn 1977.
3. W. F. Brinkman et al., "A history of the invention of the transistor and where it will lead us," IEEE J. Solid-State Circuits, vol. 32, pp. 1858-1965, Dec. 1997.
4. J. P. Eckert, Jr., "A survey of digital computer memory systems," Proc. IEEE, vol. 85, pp. 184-197, Jan. 1997.
5. C.-T. Sah, "Evolution of the MOS transistor - From conception to VLSI," Proc. IEEE, vol. 76, pp. 1280-1326, Oct. 1988.
6. J. Bardeen, "Semiconductor research leading to the point contact transistor," Nobel Lecture, Dec. 11, 1956.
7. W. Brattain, "Surface properties of semiconductors," Nobel Lecture, Dec. 11, 1956.
8. W. Shockley, "Transistor technology evokes new physics," Nobel Lecture, Dec. 11, 1956.
9. W. Shockley, "The path to the conception of the junction transistor," IEEE Trans. Electron Device, vol. ED-23, pp. 597-620, Jul. 1976.
10. P. K. Bodyopadhyay, "Moore's law governs the silicon revolution," Proc. IEEE, vol. 86, pp. 78-81, Jan. 1998.
11. J. S. Kilby, "The electrical century, the integrated circuit's early history," Proc. IEEE, vol. 88, pp. 109-111, Jan. 2000.
12. R. R. Tummala, "SOP: What is it and why? A New Microsystem- Integration Technology Paradigm-Moore's Law for system integration of miniaturized convergent systems of the next decade," IEEE Trans. Adv. Packag., vol. 27, May 2004.
13. M. Shen et al., "Cost and performance analysis for mixed-signal system implementation: System-on-chip or system-on-package?" IEEE Trans. Electron. Packag. Manuf., vol. 25, pp. 262-272, Oct. 2002.
14. W. Krenik et al., "Cellular handset integration-SIP versus SOC," IEEE J. Solid-State Circuits, vol. 40, pp. 1839-1846, Sep. 2005.
15. T. Furuyama, "Trends and challenges of large scale embedded memories, " in IEEE Custom Integr. Circuits Conf. Tech. Dig., 2004, p. 449.
16. T. Iizuka, "Embedded memory: A key to high performance system VLSIs," in Proc. Symp. VLSI Circuits Tech. Dig., 1990.
17. M. Kinugawa et al., "Cell technology directions for advanced MPUs and other memory-embedded logic devices," in IEDM Tech. Dig., 1993, p. 37.
18. C. Diaz, "Technology for SoC," in Proc. Symp. VLSI Tech. Short Course, 2001.
19. K. Yoshikawa, "Embedded flash memories-Technology assessment and future," in Proc. Symp. VLSI tech. Tech. Dig., 1999, p. 183.
20. D. Shum, "Embedded non volatile memories, " in Int. Conf. ASIC Tech. Dig., 2001, p. 210.
21. L. Larcher et al., "Flash memories for SoC: An overview on system constraints and technology issues," in IWSOC Tech. Dig., 2005.
22. P. Cappelletti, "Memory devices," in IEDM Short Course, 2004.
23. S. Lai, "Flash memories: Where we were and where we are going," in IEDM Tech. Dig., 1998, p. 971.
24. P. Cappelletti, C. Golla, P. Olivo, and E. Zanoni, Eds., Flash Memories. Norwood, MA: Kluwer Academic, 1999.
25. R. Bez et al., "Introduction to flash memory," Proc. IEEE, vol. 91, 2003.
26. F. Masuoka et al., "New ultra high density EPROM and flash with NAND structure cell, " in IEDM Tech. Dig., 1987, p. 552.
27. Y. Sasago et al., "90 nm ML AG-AND type flash with cell size of true 2F2/bit and progr. throughput of 10 MB/s," in IEDM Tech. Dig., 2003.
28. B. Eitan et al., "NROM: A novel localized trapping 2-bit nonvolatile memory cell," IEEE Electron Device Lett., vol. 21, p. 543, 2000.
29. J. De Blauwe, "Nanocrystal nonvolatile memory devices," IEEE Trans. Nanotechnol., vol. 1, pp. 72-77, Mar. 2002.
30. B. De Salvo et al., "How far will Si nanocrystal push the scaling limits of NVMS technologies?" in IEDM Tech. Dig., 2003, pp. 597-601.
31. S. H. Oh et al., "Novel FERAM technology with MTP cell structure and BLT ferroelectric capacitors," in IEDM Tech. Dig., 2003, pp. 835-839.
32. M. Durlam et al., "A 0.18 mm 4 Mb toggling MRAM," in IEDM Tech. Dig., 2003, pp. 995-999.
33. S. Lai, "Current status of the phase change memory and its future," in IEDM Tech. Dig., 2003, pp. 255-259.
34. W. Y. Cho et al., "A 0.18 um 3.0 V 64 Mb NV phase-transition random-access memory (PRAM)," in ISSCC Tech. Dig., 2004, p. 40.
35. S. Möller, C. Perlov, W. Jackson, C. Taussig, and S. R. Forrest, "A polymer/semiconductor write-once read-many-times memory," Nature, vol. 426, pp. 166-169, 2003.
36. R. Bez and A. Pirovano, "Emerging non-volatile memory for nanoelectronics," IEEE Trans. Nanotechnol., 2004.
37. A. Maurelli, "Embedded memories," in ESSDERC 2005 Short Course.