Power supply noise aware workload assignment for multi-core systems

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2008, Pages 330-337

  Todri, Aida ^a   Marek Sadowska, Malgorzata ^a   Kozhaya, Joseph ^b  

^a University of California

^b IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MULTI-CORE SYSTEMS; MULTICORE PROCESSORS; PERFORMANCE LOSSES; POWER DELIVERIES; POWER GRIDS; POWER SUPPLIES; WORKLOAD ASSIGNMENTS;

COMPUTER AIDED DESIGN; ELECTRIC POWER DISTRIBUTION; ELECTRIC POWER TRANSMISSION; ELECTRIC POWER TRANSMISSION NETWORKS; ELECTRIC POWER UTILIZATION; POWER GENERATION;

MICROPROCESSOR CHIPS;

EID: 57849097542     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2008.4681594     Document Type: Conference Paper

References (12)

1. J.M.Tendler, J.S. Dodson, J.S. Fields Jr., H. Le and B. Sinharoy, "POWER4 System Microarchitecture," in IBM Journal of Research and Development, Vol. 46, No. 1, 2002, pp. 5-26.
2. G. Qu, "Power Management of Multicore Multiple Voltage embedded Systems by Task Scheduling," in International Conference on Parallel Processing Workshops, 2007, pp. 78-83.
3. J. Anderson, J. Calandrino, and U. Devi, "Real-Time Scheduling on Multicore Platforms," in Proc. Real-Time and Embedded Technology and Application Symposium, 2006, pp. 550-554.
4. N. James, Ph. Restle, J. Friedrich, B. Huott, and B. McCredle, "Comparison of Split Versus Connected-Core Supplies in the POWER6 Microprocessor," ISSCC Power Management Papers, 2007, pp. 298-300.
5. S.R. Nassif, and O. Fakhouri, "Technology Trends in Power-Grid-Induced Noise," in SLIP, 2002, pp. 55-59.
6. D. Johnson, J. Johnson, and J. Hilburn. "Electric Circuit Analvsis," Second Edition, Prentice Hall, 1992.
7. Sh. Zhao, K. Roy and Ch.K. Koh, "Decoupling Capacitance Allocation and Its Application to Power-Supply Noise-Aware Floorplanning", IEEE Trans. on Comp-Aided Design of Interg. Circ. and Sys. vol.21.no 1, January 2002, pp. 81-92.
8. A.R. Conn, R.A. Haring, and C. Visweswariah, "Noise considerations in Circuit Optimization", in Proc. Int. Conf. on Computer-Aided Design, 1998, pp. 220-227.
9. Ch. Kashyap, Ch. Alpert and A. Devgan, "An Effective Capacitance Based Delay Metric for RC Interconnects", in Proc. Int. Conf. on Computer-Aided Design, 2000, pp. 229-234.
10. S. Bodapati, and F. Najm, "High-Level Current Macro-Model for Power-Grid Analysis", Design Automation Conf. 2002, pp. 385-401.
11. K. Meng, F. Huebbers, R.Joseph, and Y. Ismail, "Modeling and Characterization Power Variability in Multicore Architectures", Proc. Int. Symp. in Performance Anal, of Sys. and Software, 2007, pp. 146-157.
12. SPEC CPU2006, "www.spec.org/cpu2006".