High-level current macro-model for power-grid analysis

Proceedings - Design Automation Conference

Volumn , Issue , 2002, Pages 385-390

  Bodapati, Srinivas ^a   Najm, Farid N ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

Current macro model; DCT; Power grid

Indexed keywords

ELECTRIC CURRENTS; ERROR ANALYSIS; FREQUENCY DOMAIN ANALYSIS; NETWORKS (CIRCUITS); REGRESSION ANALYSIS; TIME DOMAIN ANALYSIS;

BLOCK CURRENT WAVEFORMS; DISCRETE COSINE TRANSFORMS (DCT); POWER-GRID ANALYSIS;

ELECTRIC POWER SYSTEMS;

EID: 0036059617     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2002.1012655     Document Type: Conference Paper

References (13)

1. Frequency-domain supply current macro-model
2. Node sampling: A robust RTL power modeling approach
3. Gate-level current waveform simulation of CMOS integrated circuits
4. Design and analysis of power distribution networks in power PC microprocessor
5. Power macromodeling for high level power estimation
6. Energy-per-cycle estimation at RTL
7. Architectural power analysis: The dual bit type method
8. Estimating power dissipation of VLSI signal processing chips: The PFA technique
9. Cycle-accurate macro-models for RT-level power analysis
10. Register-transfer level estimation techniques for switching activity and power consumption