Memory-centric video processing

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 18, Issue 4, 2008, Pages 439-452

  Berić, Aleksandar ^a   Van Meerbergen, Jef ^b,c   De Haan, Gerard ^b,c   Sethuraman, Ramanathan ^a  

^a Silicon Hive   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

^c EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Computer architecture; Memory architecture; Memory hierarchy; Memory subsystem; Motion estimation; Scratchpad memory; Video signal processing

Indexed keywords

APPLICATION DOMAINS; DATA RATES; DOMAIN SPECIFICS; FORMAT CONVERSIONS; MEMORY ARCHITECTURE; MEMORY HIERARCHY; MEMORY SUBSYSTEM; OFF-CHIP MEMORIES; PICTURE RESOLUTIONS; PRE-FETCHING; PROCESSING ELEMENTS; SCRATCHPAD; SCRATCHPAD MEMORY; SOFTWARE-BASED; VIDEO ENHANCEMENTS; VIDEO POST-PROCESSING; VIDEO-PROCESSING;

ADAPTIVE FILTERING; ADAPTIVE FILTERS; APPLICATION PROGRAMMING INTERFACES (API); APPLICATIONS; COMPUTERS; IMAGE CODING; MOTION COMPENSATION; MOTION ESTIMATION; SEMICONDUCTOR QUANTUM DOTS; SIGNAL PROCESSING; TELECOMMUNICATION SYSTEMS; VIDEO RECORDING; VIDEO SIGNAL PROCESSING;

COMPUTER ARCHITECTURE;

EID: 57849086721     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2008.918775     Document Type: Article

References (21)

1. J.-C. Tuan, T.-S. Chang, and C.-W. Jen, "On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture," IEEE Trans. Circuits Syst. Video Technol., vol. 12, no. 1, pp. 61-72, Jan. 2002.
2. A. Beric, G. de Haan, R. Sethuraman, and J. van Meerbergen, "Algorithm/ architecture co-design of the generalized sampling theorem based de-interlacer," in Proc. IEEE ISCAS, May 2005, vol. 3, pp. 2943-2946.
3. (2008). Micron [Online]. Available: http://www.micron.com
4. R. B. Wittebrood, G. de Haan, and R. Lodder, "Tackling occlusion in scan rate conversion systems," in Proc. Dig. ICCE'03, Jun. 2003, pp. 344-345.
5. G. de Haan, P. W. A. C. Biezen, and O. A. Ojo, "An evolutionary architecture for motion-compensated 100 Hz television," IEEE Trans. Circuits Syst. Video Technol., vol. 5, no. 3, pp. 207-217, Jun. 1995.
6. K. Denolf, C. de Vleeschouwer, R. Turney, and D. Verkest, "Memory centric design of an MPEG-4 video encoder," IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 5, pp. 609-619, May 2005.
7. J. L. Hennessy and D. A. Patterson, Computer Architecture a Quantitative Approach. San Mateo, CA: Morgan Kaufmann, 1996, p. 373.
8. S. Rathnam, G. Slavenburg, S. Nayak, E. Bellers, and J. Janssen, "A single-chip hybrid media processor for CRT and matrix displays-based televisions," in Proc. IEEE Int. Conf. Consum. Electron., Jun. 2003, pp. 418-419.
9. H.-J. Stolberg, M. Berekovic, L. Friebe, S. Moch, S. Flugel, M. Xun, M. B. Kulaczewski, H. Klussmann, and P. Pirsch, "HiBRID-SoC:A multicore system-on-chip architecture for multimedia signal processing applications," in Proc. IEEE DATE 2003, pp. 8-13.
10. M. Berekovic, H.-J. Stolberg, P. Pirsch, and H. Runge, "A programmable co-processor for MPEG-4 video," in Proc. IEEE ICASSP, May 2001, vol. 2, pp. 1021-1024.
11. (2008). Texas Instruments [Online]. Available: http://www.ti.com
12. H. Peters, R. Sethuraman, A. Beric, P. Meuwissen, S. Balakrishnan, C. A. Pinto, W. Kruijtzer, F. Ernst, G. Alkadi, J. van Meerbergen, and G. de Haan, "Application specific instruction-set processor template for motion estimation in video applications," IEEE Trans. Circuits Syst. Video Technol., vol. 15, no. 4, pp. 508-527, Apr. 2005.
13. W. Hinrichs, J. P. Wittenburg, H. Lieske, H. Kloos, M. Ohmacht, and P. Pirsch, "A 1.3-GOPS parallel DSP for high-performance image-processing applications," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 946-952, Jul. 2000.
14. P. Budnik and D. J. Kuck, "The Organization and use of parallel memories," IEEE Trans. Comput., vol. 20, no. 12, pp. 1566-1569, 1971.
15. D. H. Lawrie, "Access and alignment of data in an array processor," IEEE Trans. Comput., vol. 24, no. 12, pp. 1145-1155, 1975.
16. J. Tanskanen, R. Creutzburg, and J. Niittylahti, "On design of parallel memory access schemes for video coding," J. VLSI Signal Process., vol. 40, pp. 215-237, 2005.
17. J. W. Park, "An efficient buffer memory system for subarray access," IEEE Trans. Parallel Distrib. Syst., vol. 12, no. 3, pp. 316-335, Mar. 2001.
18. M. Schu, G. Scheffler, C. Tuschen, and A. Stolze, "System on silicon-IC for motion compensated scan rate conversion, picture-in-picture processing, split screen applications and display processing," IEEE Trans. Consum. Electron., vol. 45, no. 8, pp. 842-850, Aug. 1999.
19. A. Beric, G. de Haan, R. Sethuraman, and J. van Meerbergen, "An efficient picture-rate up-converter," J. VLSI Signal Process., vol. 41, no. 1, pp. 49-63, Aug. 2005.
20. A. Beric, R. Sethuraman, H. Peters, G. Veldman, J. van Meerbergen, and G. de Haan, "Streaming scratchpad memory organization for video applications," in Proc. IAESTED Int. Conf. Circuits, Signals Syst., 2004, pp. 427-432.
21. A. Beric, B. van der Waal, R. Sethuraman, and G. de Haan, "Lowbandwidth dynamic aspect ratio region-based motion estimation," in Proc. IEEE Int. Workshop Signal Process. Syst., 2005, pp. 393-398.