-
1
-
-
0028573154
-
A data path array with shared memory as core of a high performance DSP
-
San Francisco, CA, U.S.A., Aug. 22-24
-
J. Kneip, K. Rönner, and P. Pirsch, "A Data Path Array with Shared Memory as Core of a High Performance DSP," in Proc. Int. Conf. Applicat. Specific Array Processors '94, San Francisco, CA, U.S.A., Aug. 22-24, 1994, pp. 271-282.
-
(1994)
Proc. Int. Conf. Applicat. Specific Array Processors '94
, pp. 271-282
-
-
Kneip, J.1
Rönner, K.2
Pirsch, P.3
-
2
-
-
0030083495
-
Architecture and applications of the HiPAR video signal processor
-
K. Rönner and J. Kneip, "Architecture and Applications of the HiPAR Video Signal Processor," IEEE Trans. Circuits Syst. Video Technol, vol. 6, no. 1, 1996, pp. 56-66.
-
(1996)
IEEE Trans. Circuits Syst. Video Technol
, vol.6
, Issue.1
, pp. 56-66
-
-
Rönner, K.1
Kneip, J.2
-
3
-
-
0034225390
-
A 1.3-GOPS parallel DSP for high-performance image-processing applications
-
W. Hinrichs, J.P. Wittenburg, H. Lieske, H. Kloos, M. Ohmacht, and P. Pirsch, "A 1.3-GOPS Parallel DSP for High-Performance Image-Processing Applications," IEEE Journal of Solid-State Circuits, vol. 35, no. 7, 2000, pp. 946-952.
-
(2000)
IEEE Journal of Solid-state Circuits
, vol.35
, Issue.7
, pp. 946-952
-
-
Hinrichs, W.1
Wittenburg, J.P.2
Lieske, H.3
Kloos, H.4
Ohmacht, M.5
Pirsch, P.6
-
4
-
-
0344409005
-
-
Marcel Dekker, Inc., New York, NY, U.S.A.
-
Y.H. Hu (Ed.), Programmable Digital Signal Processors: Architecture, Programming, and Applications, Marcel Dekker, Inc., New York, NY, U.S.A., 2002.
-
(2002)
Programmable Digital Signal Processors: Architecture, Programming, and Applications
-
-
Hu, Y.H.1
-
6
-
-
0002449750
-
Subword parallelism with MAX-2
-
R.B. Lee, "Subword Parallelism with MAX-2," IEEE Micro, vol. 16, no. 4, 1996, pp. 51-59.
-
(1996)
IEEE Micro
, vol.16
, Issue.4
, pp. 51-59
-
-
Lee, R.B.1
-
7
-
-
0015204214
-
The organization and use of parallel memories
-
P. Budnik and D.J. Kuck, 'The Organization and Use of Parallel Memories," IEEE Trans. Computers, vol. C-20, no. 12, 1971, pp. 1566-1569.
-
(1971)
IEEE Trans. Computers
, vol.C-20
, Issue.12
, pp. 1566-1569
-
-
Budnik, P.1
Kuck, D.J.2
-
8
-
-
0016624050
-
Access and alignment of data in an array processor
-
D.H. Lawrie, "Access and Alignment of Data in an Array Processor," IEEE Trans. Computers, vol. C-24, no. 12, 1975, pp. 1145-1155.
-
(1975)
IEEE Trans. Computers
, vol.C-24
, Issue.12
, pp. 1145-1155
-
-
Lawrie, D.H.1
-
9
-
-
17444408786
-
ILLIAC IV software and application programming
-
D.J. Kuck, "ILLIAC IV Software and Application Programming," IEEE Trans. Computers, vol. C-17, no. 8, 1968, pp. 758-770.
-
(1968)
IEEE Trans. Computers
, vol.C-17
, Issue.8
, pp. 758-770
-
-
Kuck, D.J.1
-
10
-
-
0017458708
-
The multidimensional access memory in STARAN
-
K.E. Batcher, "The Multidimensional Access Memory in STARAN," IEEE Trans. Computers, vol. C-26, no. 2, 1977, pp. 174-177.
-
(1977)
IEEE Trans. Computers
, vol.C-26
, Issue.2
, pp. 174-177
-
-
Batcher, K.E.1
-
11
-
-
0020126847
-
The Burroughs Scientific Processor (BSP)
-
D.J. Kuck and R.A. Stokes, 'The Burroughs Scientific Processor (BSP)," IEEE Trans. Computers, vol. C-31, no. 5, 1982, pp. 363-376.
-
(1982)
IEEE Trans. Computers
, vol.C-31
, Issue.5
, pp. 363-376
-
-
Kuck, D.J.1
Stokes, R.A.2
-
12
-
-
0017931880
-
Memory systems for image processing
-
D.C. Van Voorhis and T.H. Morrin, "Memory Systems for Image Processing," IEEE Trans. Computers, vol. C-27, no. 2, 1978, pp. 113-125.
-
(1978)
IEEE Trans. Computers
, vol.C-27
, Issue.2
, pp. 113-125
-
-
Van Voorhis, D.C.1
Morrin, T.H.2
-
13
-
-
0022756441
-
An efficient memory system for image processing
-
J.W. Park, "An Efficient Memory System for Image Processing," IEEE Trans. Computers, vol. C-35, no. 7, 1986, pp. 669-674.
-
(1986)
IEEE Trans. Computers
, vol.C-35
, Issue.7
, pp. 669-674
-
-
Park, J.W.1
-
14
-
-
0346483049
-
The 8 by 8 display
-
R.F. Sproull, I.E. Sutherland, A. Thompson, S. Gupta, and C. Minter, "The 8 by 8 Display," ACM Trans. Graphics, vol. 2, no. 1, 1983, pp. 32-56.
-
(1983)
ACM Trans. Graphics
, vol.2
, Issue.1
, pp. 32-56
-
-
Sproull, R.F.1
Sutherland, I.E.2
Thompson, A.3
Gupta, S.4
Minter, C.5
-
15
-
-
0029307681
-
A 3D skewing and de-skewing scheme for conflict-free access to rays in volume rendering
-
D. Cohen-Or and A. Kaufman, "A 3D Skewing and De-Skewing Scheme for Conflict-Free Access to Rays in Volume Rendering," IEEE Trans. Computers, vol. 44, no. 5, 1995, pp. 707-710.
-
(1995)
IEEE Trans. Computers
, vol.44
, Issue.5
, pp. 707-710
-
-
Cohen-Or, D.1
Kaufman, A.2
-
16
-
-
0027311457
-
High-bandwidth interleaved memories for vector processors - A simulation study
-
G.S. Sohi, "High-Bandwidth Interleaved Memories for Vector Processors - A Simulation Study," IEEE Trans. Computers, vol. 42, no. 1, 1993, pp. 34-44.
-
(1993)
IEEE Trans. Computers
, vol.42
, Issue.1
, pp. 34-44
-
-
Sohi, G.S.1
-
17
-
-
0004235250
-
-
Elsevier Science, Ltd., Amsterdam, The Netherlands
-
M. Gössel, B. Rebel, and R. Creutzburg, Memory Architecture & Parallel Access, Elsevier Science, Ltd., Amsterdam, The Netherlands, 1994.
-
(1994)
Memory Architecture & Parallel Access
-
-
Gössel, M.1
Rebel, B.2
Creutzburg, R.3
-
18
-
-
0018479403
-
Interconnection networks for SIMD machines
-
H.J. Siegel, "Interconnection Networks for SIMD Machines," Computer, vol. 12, no. 6, 1979, pp. 57-65.
-
(1979)
Computer
, vol.12
, Issue.6
, pp. 57-65
-
-
Siegel, H.J.1
-
19
-
-
0030168210
-
Multiskewing - A novel technique for optimal parallel memory access
-
A. Deb, "Multiskewing - A Novel Technique for Optimal Parallel Memory Access," IEEE Trans. Parallel and Distrib. Syst., vol. 7, no. 6, 1996, pp. 595-604.
-
(1996)
IEEE Trans. Parallel and Distrib. Syst.
, vol.7
, Issue.6
, pp. 595-604
-
-
Deb, A.1
-
20
-
-
0040413995
-
XOR storage schemes for frequently used data patterns
-
Z. Liu and X. Li, "XOR Storage Schemes for Frequently Used Data Patterns," Journal of Parallel and Distributed Computing, vol. 25, no. 2, 1995, pp. 162-173.
-
(1995)
Journal of Parallel and Distributed Computing
, vol.25
, Issue.2
, pp. 162-173
-
-
Liu, Z.1
Li, X.2
-
21
-
-
0030166474
-
Minimization of memory and network contention for accessing arbitrary data patterns in SIMD systems
-
M.A. Al-Mouhamed and S.S. Seiden, "Minimization of Memory and Network Contention for Accessing Arbitrary Data Patterns in SIMD Systems,"lEEE Trans. Computers, vol. 45, no. 6, 1996, pp. 757-762.
-
(1996)
LEEE Trans. Computers
, vol.45
, Issue.6
, pp. 757-762
-
-
Al-Mouhamed, M.A.1
Seiden, S.S.2
-
22
-
-
0022242041
-
XOR-schemes: A flexible data organization in parallel memories
-
St. Charles, IL, U.S.A., Aug. 20-23
-
J.M. Frailong, W. Jalby, and J. Lenfant, "XOR-Schemes: A Flexible Data Organization in Parallel Memories," in Proc. Int. Conf. Parallel Processing, St. Charles, IL, U.S.A., Aug. 20-23, 1985, pp. 276-283.
-
(1985)
Proc. Int. Conf. Parallel Processing
, pp. 276-283
-
-
Frailong, J.M.1
Jalby, W.2
Lenfant, J.3
-
23
-
-
0027578090
-
Latin squares for parallel array access
-
K. Kim and V.K. Prasanna, "Latin Squares for Parallel Array Access," IEEE Trans. Parallel and Distrib. Syst., vol. 4, no. 4, 1993, pp. 361-370.
-
(1993)
IEEE Trans. Parallel and Distrib. Syst.
, vol.4
, Issue.4
, pp. 361-370
-
-
Kim, K.1
Prasanna, V.K.2
-
24
-
-
0025519040
-
Efficient address generation in a parallel processor
-
D.-L. Lee, "Efficient Address Generation in a Parallel Processor," Information Processing Letters, vol. 36, no. 3, 1990, pp. 111-116.
-
(1990)
Information Processing Letters
, vol.36
, Issue.3
, pp. 111-116
-
-
Lee, D.-L.1
-
25
-
-
0024752697
-
On access and alignment of data in a parallel processor
-
D.-L. Lee, "On Access and Alignment of Data in a Parallel Processor" Information Processing Letters, vol. 33, no. 1, 1989, pp. 11-14.
-
(1989)
Information Processing Letters
, vol.33
, Issue.1
, pp. 11-14
-
-
Lee, D.-L.1
-
26
-
-
0026853995
-
Architecture of an array processor using a nonlinear skewing scheme
-
D.-L. Lee, "Architecture of an Array Processor Using a Nonlinear Skewing Scheme," IEEE Trans. Computers, vol. 41, no. 4, 1992, pp. 499-505.
-
(1992)
IEEE Trans. Computers
, vol.41
, Issue.4
, pp. 499-505
-
-
Lee, D.-L.1
-
27
-
-
0023288111
-
On linear skewing schemes and d-ordered vectors
-
H.A.G. Wijshoff and J. van Leeuwen, "On Linear Skewing Schemes and d-Ordered Vectors," IEEE Trans. Computers, vol. C-36, no. 2, 1987, pp. 233-239.
-
(1987)
IEEE Trans. Computers
, vol.C-36
, Issue.2
, pp. 233-239
-
-
Wijshoff, H.A.G.1
Van Leeuwen, J.2
-
28
-
-
0024668827
-
Perfect latin squares and parallel array access
-
Jerusalem, Israel, May 28-June 1
-
K. Kim and V.K. Prasanna Kumar, "Perfect Latin Squares and Parallel Array Access," in Proc. 16th Ann. Int. Symp. Computer Architecture, Jerusalem, Israel, May 28-June 1, 1989, pp. 372-379.
-
(1989)
Proc. 16th Ann. Int. Symp. Computer Architecture
, pp. 372-379
-
-
Kim, K.1
Prasanna Kumar, V.K.2
-
29
-
-
17444426577
-
Diamond schemes: An organization of parallel memories for efficient array processing
-
INRIA, Centre de Rocquencourt, France, Oct.
-
W. Jalby, J.M. Frailong, and J. Lenfant, "Diamond Schemes: An Organization of Parallel Memories for Efficient Array Processing," Rapports de Recherche, No. 342, INRIA, Centre de Rocquencourt, France, Oct. 1984.
-
(1984)
Rapports de Recherche, No. 342
, vol.342
-
-
Jalby, W.1
Frailong, J.M.2
Lenfant, J.3
-
30
-
-
0017971567
-
Theoretical limitations on the efficient use of parallel memories
-
H.D. Shapiro, "Theoretical Limitations on the Efficient Use of Parallel Memories," IEEE Trans. Computers, vol. C-27, no. 5, 1978, pp. 421-428.
-
(1978)
IEEE Trans. Computers
, vol.C-27
, Issue.5
, pp. 421-428
-
-
Shapiro, H.D.1
-
31
-
-
0020125542
-
The prime memory system for array access
-
D.H. Lawrie and C.R. Vora, "The Prime Memory System for Array Access," IEEE Trans. Computers, vol. C-31, no. 5, 1982, pp. 435-442.
-
(1982)
IEEE Trans. Computers
, vol.C-31
, Issue.5
, pp. 435-442
-
-
Lawrie, D.H.1
Vora, C.R.2
-
32
-
-
0023565195
-
A class of boolean linear transformations for conflict-free power-of-two stride access
-
Pennsylvania State Univ., University Park, PA, U.S.A., Aug. 17-21
-
A. Norton and E. Melton, "A Class of Boolean Linear Transformations for Conflict-Free Power-of-Two Stride Access," in Proc. Int. Conf. Parallel Processing, Pennsylvania State Univ., University Park, PA, U.S.A., Aug. 17-21, 1987, pp. 247-254.
-
(1987)
Proc. Int. Conf. Parallel Processing
, pp. 247-254
-
-
Norton, A.1
Melton, E.2
-
33
-
-
0025782109
-
Block, multistride vector, and FFT accesses in parallel memory systems
-
D.T. Harper III, "Block, Multistride Vector, and FFT Accesses in Parallel Memory Systems," IEEE Trans. Parallel and Distrib. Syst., vol. 2, no. 1, 1991, pp. 43-51.
-
(1991)
IEEE Trans. Parallel and Distrib. Syst.
, vol.2
, Issue.1
, pp. 43-51
-
-
Harper III, D.T.1
-
34
-
-
0022083698
-
The structure of periodic storage schemes for parallel memories
-
H.A.G. Wijshoff and J. van Leeuwen, "The Structure of Periodic Storage Schemes for Parallel Memories," IEEE Trans. Computers, vol. C-34, no. 6, 1985, pp. 501-505.
-
(1985)
IEEE Trans. Computers
, vol.C-34
, Issue.6
, pp. 501-505
-
-
Wijshoff, H.A.G.1
Van Leeuwen, J.2
-
35
-
-
0024748580
-
Hierarchical parallel memory systems and multiperiodic skewing schemes
-
G. Tel and H.A.G. Wijshoff, "Hierarchical Parallel Memory Systems and Multiperiodic Skewing Schemes," Journal of Parallel and Distributed Computing, vol. 7, no. 2, 1989, pp. 355-367.
-
(1989)
Journal of Parallel and Distributed Computing
, vol.7
, Issue.2
, pp. 355-367
-
-
Tel, G.1
Wijshoff, H.A.G.2
-
36
-
-
48049115209
-
Synthesis of XOR storage schemes with different cost for minimization of memory contention
-
Milan, Italy, Sept. 8-10
-
S. Chen, A. Postula, and L. Jozwiak, "Synthesis of XOR Storage Schemes with Different Cost for Minimization of Memory Contention," in Proc. 25th EUROMICRO Conference, Milan, Italy, Sept. 8-10, 1999, vol. 1, pp. 170-177.
-
(1999)
Proc. 25th EUROMICRO Conference
, vol.1
, pp. 170-177
-
-
Chen, S.1
Postula, A.2
Jozwiak, L.3
-
37
-
-
4444286061
-
Scalable parallel memory architectures for video coding
-
J.K. Tanskanen and J.T. Niittylahti, "Scalable Parallel Memory Architectures for Video Coding," Journal of VLSI Signal Processing, vol. 38, no. 2, 2004, pp. 173-199.
-
(2004)
Journal of VLSI Signal Processing
, vol.38
, Issue.2
, pp. 173-199
-
-
Tanskanen, J.K.1
Niittylahti, J.T.2
-
38
-
-
17444378136
-
Parallel access to rectangles
-
V. Cantoni, R. Creutzburg, S. Levialdi, G. Wolf (Eds.), Springer-Verlag, Berlin, Germany
-
M. Gössel and B. Rebel, "Parallel Access to Rectangles," in: V. Cantoni, R. Creutzburg, S. Levialdi, G. Wolf (Eds.), Recent Issues in Pattern Analysis and Recognition, Lecture Notes in Camp. Science, vol. 399, pp. 201-213, Springer-Verlag, Berlin, Germany, 1989.
-
(1989)
Recent Issues in Pattern Analysis and Recognition, Lecture Notes in Camp. Science
, vol.399
, pp. 201-213
-
-
Gössel, M.1
Rebel, B.2
-
39
-
-
3142677267
-
Parallel memory access schemes for H.263 encoder
-
Geneva, Switzerland, May 28-31
-
J. Tanskanen, T. Sihvo, J. Niittylahti, J. Takala, and R. Creutzburg, "Parallel Memory Access Schemes for H.263 Encoder," in Proc. IEEE Int. Symp. Circuits and Systems, Geneva, Switzerland, May 28-31 2000, vol. 1, pp. 691-694.
-
(2000)
Proc. IEEE Int. Symp. Circuits and Systems
, vol.1
, pp. 691-694
-
-
Tanskanen, J.1
Sihvo, T.2
Niittylahti, J.3
Takala, J.4
Creutzburg, R.5
-
40
-
-
0029746428
-
High-performance crossbar interconnect for a VLIW video signal processor
-
Rochester, NY, U.S.A., Sept. 23-27
-
S. Dutta, K.J. O'Connor, and A. Wolfe, "High-Performance Crossbar Interconnect for a VLIW Video Signal Processor," in Proc. Ninth Ann. IEEE Int. ASIC Conference and Exhibit, Rochester, NY, U.S.A., Sept. 23-27, 1996, pp. 45-49.
-
(1996)
Proc. Ninth Ann. IEEE Int. ASIC Conference and Exhibit
, pp. 45-49
-
-
Dutta, S.1
O'Connor, K.J.2
Wolfe, A.3
-
41
-
-
0032136125
-
A design study of a 0.25-μm video signal processor
-
S. Dutta, K.J. O'Connor, W. Wolf, and A. Wolfe, "A Design Study of a 0.25-μm Video Signal Processor," IEEE Trans. Circuits Syst. Video Technol, vol. 8, no. 4, 1998, pp. 501-519.
-
(1998)
IEEE Trans. Circuits Syst. Video Technol
, vol.8
, Issue.4
, pp. 501-519
-
-
Dutta, S.1
O'Connor, K.J.2
Wolf, W.3
Wolfe, A.4
|