HiBRID-SoC: A multi-core system-on-chip architecture for multimedia signal processing applications

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 8-13

  Stolberg, Hans Joachim ^a   Berekovic, Mladen ^a   Friebe, Lars ^a   Moch, Sören ^a   Flugel, Sebastian ^a   Mao, Xun ^a   Kulaczewski, Mark B ^a   Klubmann, Heiko ^a   Pirsch, Peter ^a  

^a LEIBNIZ UNIVERSITY HANNOVER   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION FIELDS; FULLY PROGRAMMABLES; HIGH FLEXIBILITY; MULTIMEDIA SIGNALS; PERFORMANCE LEVEL; PROCESSOR CORES; SIGNAL PROCESSING APPLICATIONS; SYSTEM-ON-CHIP ARCHITECTURE;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; EXHIBITIONS; MICROPROCESSOR CHIPS; MULTIMEDIA SIGNAL PROCESSING; VIDEO SIGNAL PROCESSING;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 33645990746     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253797     Document Type: Conference Paper

References (12)

1. ISO/IEC JTC1/SC29/WG11 N4668, ?Overview of the MPEG-4 Standard,? Jeju, March 2002
2. S. Bauer, J. Kneip, T. Mlasko, B. Schmale, J. Vollmer, A. Hutter, and M. Berekovíc, ?The MPEG-4 multimedia coding standard: Algorithms, architectures and applications,? J. VLSI Signal Processing Syst., vol. 23, pp. 7-26, Oct. 1999
3. M. Takahashi, T. Nishikawa, M. Hamada, T. Takayanagi, et al., ?A 60 MHz 240-mW MPEG- 4 videophone LSI with 16-Mb embedded DRAM,? IEEE Journal Solid-State Circuits, vol. 35, no. 11, pp. 1713-1721, Nov. 2000
4. N. Seshan, ?High VelociTI Processing,? IEEE Signal Processing Mag., pp. 86-101, March 1998
5. Philips, TriMedia TM-1300 Media Processor Data Book, Sep. 2000
6. M. Berekovíc, H.-J. Stolberg, M.B. Kulaczewski, P. Pirsch, et al., ?Instruction set extensions for MPEG- 4 video,? J. VLSI Signal Processing Syst., vol. 23, pp. 27-50, Oct. 1999
7. ARM Ltd. (1999, May). AMBA Specification Rev. 2.0. [Online]. Available: Www.arm.com
8. J. P. Wittenburg, W. Hinrichs, H. Lieske, H. Kloos, L. Friebe, P. Pirsch, ?HiPAR-DSP-A scalable family of high performance DSP-cores,? Proc. of the 13th Annual IEEE International ASIC/SOC Conference, pp. 92-96, Sep. 2000
9. H.-J. Stolberg, M. Berekovíc, P. Pirsch, H. Runge, et al., ?The M-PIRE MPEG-4 codec DSP and its macroblock engine,? Proc. 2000 IEEE Int. Symp. Circuits Syst., pp. II 192-195, May 2000
10. A. J. van de Goor, S. Hamdioui, ?Fault models and tests for two-port memories,? Proceedings of the 16th IEEE VLSI Test Symposium, pp. 401-410, 1998
11. S. Hamdioui, M. Rodgers, A. J. van de Goor, D. Eastwick, ?March tests for realistic faults in two-port memories,? Records of the 2000 IEEE International Workshop on Memory Technology, Design and Testing, pp. 73-78, 2000
12. A. J. van de Goor, I. B. S. Tlili, ?March tests for wordoriented memories,? Proceedings Design, Automation and Test in Europe, pp. 501-508, 1998