Application specific instruction-set processor template for motion estimation in video applications

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 15, Issue 4, 2005, Pages 508-525

  Peters, Harm ^a   Sethuraman, Ramanathan ^a   Berić, Aleksandar ^b   Meuwissen, Patrick ^a   Balakrishnan, Srinivasan ^a   Pinto, Carlos Antonio Alba ^a   Kruijtzer, Wido ^a   Ernst, Fabian ^a   Alkadi, Ghiath ^a   Van Meerbergen, Jef ^a,b   De Haan, Gerard ^a,b  

^a PHILIPS RESEARCH LABORATORIES   (Netherlands)

^b EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Application specific instruction set processor (ASIPs); Hardware; Intellectual property; Motion estimation (ME); Parallelism

Indexed keywords

COMPUTER ARCHITECTURE; IMAGE COMPRESSION; INTELLECTUAL PROPERTY; MOTION ESTIMATION; PARALLEL PROCESSING SYSTEMS; PROGRAM PROCESSORS; SPECIFICATIONS;

APPLICATION SPECIFIC INSTRUCTION-SET PROCESSOR (ASIP); APPLICATION SPECIFIC UNITS (ASU); VERY LONG INSTRUCTION WORD (VLIW); VIDO CONVERSION;

VIDEO RECORDING;

EID: 20244388528     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2005.844462     Document Type: Article

References (23)

1. G. de Haan, Video Processing for Multimedia Systems. 3rd ed. Eindhoven, The Netherlands: University Press, May 2003.
2. F. Ernst, P. Wilinski, and K. van Overveld, "Dense structurefrom-motion: an approach based on segment matching," in Proc. ECCV, Copenhagen, 2002, Paper no. LCNS 2531, pp. II:17-II:23.
3. W. Wolf, B. Ozer, and T. Lu, Smart Cameras as Embedded Systems. Piscataway, NJ: IEEE Press, 2002.
4. J. Jachalsky, M. Wahle, P. Pirsch, S. Capperon. W. Gehrke, W. M. Kruijtzer, and A. Nuñez, "A core for ambient and mobile intelligent imaging applications," in Proc. IEEE Int. Conf. Multimedia and Expo (ICME), 2003, pp. II-1-4.
5. G. de Haan, "Video format conversion," J. Society Inform. Display (SID), vol. 8, no. 1, pp. 79-87, 2000.
6. V. Bhaskaran and K. Konstantinides, Image and Video Compression Standards, Algorithms and Architectures, 2nd ed. Norwell, MA: Kluwer, 1997.
7. A|RT Designer and A|RT Builder Tools. Adelante Technologies. [Online], Available: http://www.adelantetechnologies.com
8. V. Aue, J. Kneip, M. Weiss, M. Bolle, and G. Fetweis, "A design methodology for high performance les: wireless broadband radio basedband case study," in Proc. EuroMicro Symp. Digital System Design, Sep. 2001, pp. 16-20.
9. A. Hoffmann, A. Nohl, G. Braun, O. Schliebusch, T. Kogel, and H. Meyr, "A novel methodology for the design of application-specific instruction-set processors (ASIP) using a machine description language," IEEE Trans. Comput. Aided Design Integr. Circuits Syst., vol. 20, no. 11, pp. 1338-1354, Nov. 2001.
10. D. Lanneer, J. van Praet, A. Kifli, K. Schoofs, W. Geurts, F. Thoen, and G. Goossens, "CHESS: retargetable code generation for embedded DSP processors," in Code Generation for Embedded Processors, P. Marwedel, Ed. Norwell, MA: Kluwer, 1995.
11. B. Ramakrishna Rau and M. S. Schlansker, "Embedded computer architecture and automation," IEEE Computer, vol. 34, pp. 75-81, Apr. 2001.
12. A. Nieuwland, J. Kang, O. P. Gangwal, R. Sethuraman, N. Busa', R. P. Llopis, K. Goosens, and P. Lippens, "C-HEAP: a heterogeneous multiprocessor architecture template and scalable and flexible protocol for the design of embedded signal processing systems," Design Automation Embedded Syst., vol. 3, pp. 233-270, 2002.
13. G. de Haan, P. Biezen, H. Huijgen, and A. Ojo, "True motion estimation with 3-D recursive search block-matching," IEEE Trans. Circuits Syst. Video Technol., vol. 3, no. 10, pp. 368-379, Oct. 1993.
14. S. Arulampalam, S. Maskell, N. Gordon, and T. Clapp, "A tutorial on particle filter for on-line nonlinear/non-Gaussian Bayesian tracking," IEEE Trans.Signal Process., vol. 50, no. 2, pp. 174-188, Feb. 2002.
15. R. Wittebrood and G. de Haan, "Real-time recursive motion segmentation of video data on a programmable device," IEEE Trans. Consumer Electron., vol. 47, pp. 559-567, Aug. 2001.
16. A. Berić, G. de Haan, R. Sethuraman, and J. van Meerbergen, "A technique for reducing complexity of recursive motion estimation algorithms," in Proc. IEEE Workshop Signal Processing Syst., Aug. 2003, pp. 195-200.
17. A. Berić, G. de Haan, J. van Meerbergen, and R. Sethuraman, "Toward an efficient high quality picturerate up-converter," in Proc. IEEE Int. Conf. Image Processing, Sep. 2003, pp. 363-366.
18. G. Kahn, "The semantics of a simple language for parallel programming," in Information Processing, J. Rosenfeld, Ed. Amsterdam, The Netherlands: North-Holland Publishing Co., 1974.
19. N. Busa', G. Alkadi, M. Verberne, R. Peset LLopis, and S. Ramanathan, "RAPIDO: a modular, multiboard, heterogeneous multiprocessor, PCI-bus based prototyping framework for the validation of SoC VLSI designs," in Proc. IEEE Workshop Rapid System Prototyping, 2002, pp. 159-165.
20. A. Macii, E. Macii, and M. Poncino, "Improving the efficiency of memory partitioning by address clustering," in Design Automation Test in Europe Conf. Exhibition, 2003, pp. 18-23.
21. L. Benini, L. Macchiarulo, A. Macci, and M. Poncino, "Layout-driven memory synthesis for embedded systems-on-chip," IEEE Trans. Very Large Scale Integr. Syst., vol. 10, no. 2, pp. 96-105, Apr. 2002.
22. 2. motion estimator for picturerate up-converter," in Proc. 17th IEEE Int. Conf. VLSI Design, Jan. 2004, pp. 1083-1088.
23. J. L. Hennesy and D. A. Patterson, Computer Architecture: A quantitative approach. San Mateo, CA: Morgan Kaufmann, 1996.