Scisim: A software performance estimation framework using source code instrumentation

WOSP'08: Proceedings of the 7th International Workshop on Software and Performance 2008

Volumn , Issue , 2008, Pages 33-41

  Wang, Zhonglei ^a   Sanchez, Antonio ^a   Herkersdorf, Andreas ^a  

^a TECHNICAL UNIVERSITY OF MUNICH   (Germany)

Author keywords

Debugging information; Microarchitecture; Software performance estimation; Source code instrumentation

Indexed keywords

CODES (SYMBOLS); COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; INSTRUMENTS; TECHNICAL PRESENTATIONS;

ACCURATE SIMULATIONS; AUTOMATICALLY GENERATED; COMPLEX PROCESSORS; DEBUGGING INFORMATION; INFRA STRUCTURES; INSTRUCTION SCHEDULING; INSTRUCTION SETS; INSTRUMENTED CODES; MICROARCHITECTURE; MULTIPROCESSOR SYSTEMS; RETARGETABLE; SOFTWARE PERFORMANCE ESTIMATION; SOFTWARE PERFORMANCES; SOURCE CODE INSTRUMENTATION; SOURCE CODES; SPEED-UP; STANDARD BENCHMARKS; SUPERSCALAR ARCHITECTURES; SYSTEM-LEVEL DESIGNS; SYSTEMC;

PROGRAM DEBUGGING;

EID: 57449091291     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1383559.1383565     Document Type: Conference Paper

References (22)

1. J. R. Bammi, W. Kruijtzer, L. Lavagno, E. Harcourt, and M. Lazarescu. Software performance estimation strategies in a system-level design tool. In Proceedings of the Eighth International Workshop on Hardware/Software Codesign, 2000.
2. G. Bontempi and W. Kruijtzer. A data analysis method for software performance prediction. In Proceedings of the Design, Automation, and Test in Europe (DATE) Conference, 2002.
3. G. Braun, A. Nohl, A. Hoffmann, O. Schliebusch, R. Leupers, and H. Meyr. A universal technique for fast and flexible instruction-set architecture simulation. IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems, 2004.
4. A. Cagney. Psim-model of the powerpc architecture, 1994-1996.
5. M.-K. Chung, S. Yang, S.-H. Lee, and C.-M. Kyung. System-level HW/SW co-simulation framework for multiprocessor and multithread SoC. In Proceedings of IEEE VLSI-TSA international symposium on VLSI Design, Automation and Test, pages 177-180, 2005.
6. M. J. Eager. Introduction to the DWARF debugging format, 2007.
7. L. Formaggio, F. Fummi, and G. Pravadelli. A timing-accurate HW/SW co-simulation of an ISS with SystemC. In Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis (CODES+ISSS '04), pages 152-157, 2004.
8. F. Fummi, G. Perbellini, M. Loghi, and M. Poncino. ISS-centric modular HW/SW co-simulation. In Proceedings of the, 16th ACM Great Lakes symposium, on VLSI (GLSVLSI '06), pages 31-36, 2006.
9. P. Giusto, G. Martin, and E. Harcourt. Reliable estimation of execution time of embedded software. In Proceedings of the conference on Design, automation and test in Europe (DATE'01), pages 580-589, 2001.
10. M. Guthaus, J. Ringenberg, D. Ernst, T. Austin, T. Mudge, and R. Brown. Mibench: a free, commercially representative embedded benchmark suite. In Proceedings of the IEEE 4th Workshop on Workload. Characterization, 2001.
11. Institute of Electrical and Electronics Engineers. IEEE Std 1666 - 2005 IEEE Standard System C Language Reference Manual. IEEE Std 1666-2005, 2006.
12. T. Kempf, K. Karuri, S. Wallentowitz, G. Ascheid, R. Leupers, and H. Meyr. A SW performance estimation framework for early system-level-design using fine-grained instrumentation. In Proceedings of the conference on Design, automation and test in Europe (DATE'06), pages 468-473, 2006.
13. R. Kirner and P. Puschner. Classification of weet analysis techniques. In Proceedings of the Eighth IEEE International Symposium on Object-Oriented Realtime distributed Computing, 2005.
14. J.-Y. Lee and I.-C. Park. Timed compiled-code simulation of embedded software for performance analysis of SOC design. In Proceedings of the Design Automation Conference (DAC'02), pages 293-298. 2002.
15. C. Mills, S. C. Ahalt, and J. Fowler. Compiled instruction set simulation. Software-Practice Experience, 21(8):877-889, 1991.
16. F. Z. M.S.Oyamada and F. Wagner. Accurate software performance estimation using domain classification and neural networks. In Proceedings of the Symposium on Integrated Circuits and System Design, 2004.
17. H. Nakamura, N. Sato, and N. Tabuchi. An efficient and portable scheduler for rtos simulation and its certified integration to systemc. In Proceedings of the conference on Design, automation and test in Europe (DATE'06), pages 1157-1158, 2006.
18. V. J. Reddi, A. Settle, D. A. Connors, and R. S. Colin. PIN: a binary instrumentation tool for computer architecture research and education. In Proceedings of the 2004 workshop on Computer architecture education (WCAE'04), 2004.
19. A. Srivastava and A. Eustace. ATOM: A system for building customized program analysis tools. In Proceedings of the ACM Symposium on Programming Languages Design and Implementation (PLDI'94), pages 196-205, 1994.
20. P. Viana, E. Barros, S. Rigo, R. Azevedo, and G. Araújo. Exploring memory hierarchy with Arch C. In Proceedings of the 15th Symposium on Computer Architecture and High Performance Computing (SBAC-PAD'OS), 2003.
21. H. Yu, A. Gerstlauer, and D. Gajski. Rtos scheduling in transaction level models. In Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software code sign and system synthesis (CODES+ISSS'03), pages 31-36, 2003.
22. V. Zivojnovic and H. Meyr. Compiled HW/SW co-simulation. In Proceedings of the Design Automation Conference (DAC), 1996.