Reliable estimation of execution time of embedded software

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2001, Pages 580-587

  Giusto, Paolo ^a   Martin, Grant ^a   Harcourt, Ed ^a  

^a CADENCE DESIGN SYSTEMS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK PROGRAMS; CO-DESIGNS; DEGREE OF RELIABILITY; ESTIMATION TECHNIQUES; STATISTICAL APPROACH;

DESIGN; EMBEDDED SOFTWARE; EXHIBITIONS;

ESTIMATION;

EID: 84893676161     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2001.915082     Document Type: Conference Paper

References (22)

1. Ace home page. Technical report, ACE, http://www.ace.nl/cont.htm.
2. Eembc home page. Technical report, EEMBC, http://www.eembc.org/.
3. Mentor graphics seamless. Technical report, Mentor Graphics, http://www.mentorg.com/seamless/.
4. Synopsys eagle. Technical report, Synopsys, http://www.synopsys.com/ products/hwsw/eagle-ds.html.
5. W. Baker, M. Hartoog, and G. Martin. Scalable techniques for the performance estimation of codesigned hardware/software systems. Proceedings of the Cadence Technical Conference, May 1997.
6. F. Balarin, M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, C. Passerone, A. Sangiovanni-Vincentelli, E. Sentovich, K. Suzuki, and B. Tabbara. Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Kluwer Academic Press, June 1997.
7. S. Chakravarty, S. Krolikoski, and G. Martin. Dsp software estimation using characterised kernel functions. Proceedings of DSP Deutschland'99, Sept. 1999.
8. J. D'Ambrosio and X. Hu. Configuration-level hardware/software partitioning for real-time embedded systems. Proc. of Int. Workshop on Hardware/Software Codesign, Sept 1994.
9. R. K. Gupta and G. D. Micheli. Constrained software generation for hardware-software systems. Proc. of Int. Workshop on Hardware/Software Codesign, Sep. 1994.
10. W. Hardt and R. Camposano. Trade-offs in hw/sw codesign. Proc. of Int. Workshop on Hardware/Software Codesign, Oct. 1993.
11. D. J. L. Hintze. Ness 2000: Statistical system for windows, user guide. Technical report, Number Cruncher Statistical Systems, Kaysville Utah, URL: http://www.ncss.com/.
12. M. Lazarescu, M. Lajolo, J. Bammi, E. Harcourt, and L. Lavagno. Compilation-based software performance estimation for system level design. Proc. of Int. Workshop on Hardware/Software Codesign, May 2000.
13. Y. Li and S. Malik. Performance analysis of embedded software using implicit path enumeration. Proceedings of DAC95, 1995.
14. S. Malik, M. Martonosi, and Y. Li. Static timing analysis of embedded software. Proc. Design Automation Conf, June 1997.
15. G. Martin and B. Salefski. Methodology and technology for design of communications and multimedia products via system-level ip integration. Proceedings of Design Automation and Test Conference - Designer Track, 1998.
16. C. Y. Park. Predicting program execution times by analyzing static and dynamic program paths. The Journal of Real-Time Systems, Vol. 5, 1993.
17. P. Puschner and C. Koza. Calculating the maximum execution time of real-time programs. The Journal of Real-Time Systems, Vol. 1, 1989.
18. T. Smith and D. Setliff. Towards an automatic synthesis system for real-time software. Proceedings of Real-Time Systems Symposium, 1991.
19. F. Stappert. Predicting pipelining and caching behaviour of hard real-time programs. Technical report, Motorola, C-LAB internal document, Furstenalle 11, D-333102 Paderborn, Germany.
20. K. Suzuki and A. Sangiovanni-Vincentelli. Efficient software performance estimation methods for hardware/software codesign. Proc. Design Automation Conf., June 1996.
21. W. Wolf and J. Martinez. C program performance estimation for embedded systems architecture sizing. Proceedings of the Workshop on Hardware/Software Codesign, September 1994.
22. W. Ye, R. Ernst, T. Benner, and J. Henkel. Fast timing analysis for hardware/software c-synthesis. Proceedings of the ICCD93, October 1993.