A timing-accurate HW/SW co-simulation of an ISS with SystemC

Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004

Volumn , Issue , 2004, Pages 152-157

  Formaggio, Luca ^a   Fummi, Franco ^a   Pravadelli, Graziano ^a  

^a UNIVERSITY OF VERONA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; SYNCHRONIZATION; SYSTEMS ANALYSIS;

CO-SIMULATION; INSTRUCTION SET SIMULATOR (ISS); SYSTEM LEVEL MODELING; SYSTEM-LEVEL DESIGN;

EMBEDDED SYSTEMS;

EID: 16244415906     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1016720.1016759     Document Type: Conference Paper

References (19)

1. J. Buck, S. Ha, E. Lee, and D. Messerschmitt. Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems. International Journal in Computer Simulation, vol. 4(2):pp. 155-182, 1994.
2. F. Balarin, M. Chiodo, P.Giusto, H.Hsieh, A.Jurecska, L.Lavagno, C.Passerone, A.Sangiovanni-Vincentelli, E.Sentovich, K.Suzuki, and B.Tabbara. Hardware-Software Co-Design of Embedded Systems: The Polis Approach. Kluwer Academic Press, 1997.
3. Synopsys Inc. Eaglei. Http://www.synopsys.com/products.
4. Mentor Graphics Inc. Seamless CVE. Http://www.mentor.com/seamless.
5. C. Liem, F. Nacabal, C. Valderrama, P. Paulin, and A. Jerraya. System-on-Chip Co-simulation and Compilation. IEEE Design and Test of Computers, vol. 14(2):pp. 16-25, 1997.
6. C. Valderrama, F. Nacabal, P. Paulin, and A. Jerraya. Automatic VHDL-C Interface Generation for Distributed Co-Simulation: Application to Large Design Examples. Design Automation for Embedded Systems, vol. 3(2/3):pp. 199-217, 1998.
7. P. Coste, F. Hessel, P. L. Marrec, Z. Sugar, M. Romdhani, R. Suescun, N. Zergainoh, and A. Jerraya. Multilanguage Design of Heterogeneous Systems: In Proc. of IEEE International Workshop on Hardware-Software Codesign, pp. 54-58. 1999.
8. L. Benini, D. Bertozzi, D. Bruni, N. Drago, F. Fummi, and M. Poncino, SystemC Co-simulation and Emulation of Multi-Processor SoC Designs. IEEE Computer, vol. 36(4):pp. 53-59. 2003.
9. J. Liu, M. Lajolo, and A. Sangiovanni-Vincentelli. Software Timing Analysis Using HW/SW Co-Simulation and Instruction Set Simulator. In Proc. of IEEE International Workshop on Hardware/Software Co-design, pp. 65-69. 1998.
10. L. Semeria and A. Ghosh. Methodology for Hardware/Software Co-verification in C/C++. In Proc. of IEEE Asian and South Pacific Design Automation Conference, pp. 405-408. 2000.
11. K. Lahiri, A. Raghunathan, G. Lakshminarayana, and S. Dey. Communication Architecture Tuners: a Methodology for the Design of High-Performance Communication Architectures for System-on-Chips. In Proc. of ACM/IEEE Design Automation Conference, pp. 513-518. 2000.
12. F. Fummi, S. Martini, G. Perbellini and M. Poncino Native ISS-SystemC Integration for the Co-simulation of Multi-Processors SoC. In Proc. of IEEE Design Automation and Test in Europe, pp.564-569. 2004.
13. I. Moussa, T. Grellier, and G. Nguyen. Exploring SW Performance Using SoC Transaction-level Modelling. In Proc. of IEEE Design Automation and Test in Europe, pp. 120-125. 2003.
14. GNU Project Web server. Http://www.gnu.org/software/.
15. S. Yoo, I. Bacivarov, A. Bouchhima, Y. Paviot, and A. Jerraya. Building Fast and Accurate SW Simulation Models Based on Hardware Abstraction Layer and Simulation Environment Abstraction Layer. In Proc. of IEEE Design Automation and Test in Europe, pp. 550-555. 2003.
16. I. Bacivarov, S. Yoo, and A. Jerraya. Timed HW-SW Cosimulation Using Native Execution of OS and Application SW. In Proc. of IEEE International High Level Design Validation and Test Workshop, pp. 51-56. 2002.
17. PSIM User Guide and Reference Manual. Http://sources.redhat.com/psim/ manual/.
18. eCos Home Page. Http://sources.redhat.com/ecos/.
19. N. Drago, F. Fummi, M. Monguzzi, G. Perbellini, and M. Poncino. Estimation of Bus Performance for a Tuplespace in an Embedded Architecture. In Proc. of IEEE Design Automation and Test in Europe, pp. 188-193. 2003.