Modeling data locality for the sparse matrix-vector product using distance measures

Parallel Computing

Volumn 27, Issue 7, 2001, Pages 897-912

  Heras, D B ^a   Cabaleiro, J C ^a   Rivera, F F ^a  

^a UNIVERSITY OF SANTIAGO DE COMPOSTELA   (Spain)

Author keywords

Cache memory; Irregular problem; Locality model; Memory hierarchy; Sparse matrix

Indexed keywords

BUFFER STORAGE; COMPUTATIONAL COMPLEXITY; FUNCTIONS; HIERARCHICAL SYSTEMS; MATHEMATICAL MODELS; MATRIX ALGEBRA; RESPONSE TIME (COMPUTER SYSTEMS); STORAGE ALLOCATION (COMPUTER); VECTORS;

LOCALITY MODEL; MEMORY HIERARCHY; SPARSE MATRICES;

PARALLEL PROCESSING SYSTEMS;

EID: 0035370397     PISSN: 01678191     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0167-8191(01)00089-8     Document Type: Article

References (24)

1. Agarwal A., Horowitz M., Hennessy J. An analytical cache model. ACM Transactions on Computer Systems. 7(2):1989;184-215.
2. Barret R., Berry M., Chan T., Demmel J., Donato J., Dongarra J., Eijkhout V., Pozo R., Romine C., van der Vorst H. Templates for the Solution of Linear Systems: Building Blocks for Iterative Methods. 1994;SIAM, Philadelphia, PA.
3. R. Boisvert. Matrix market: a web resource for test matrix collections, in: Townmeeting on Online Delivery of NIST Reference Data, Gaithersburg, MD, May 1997, NIST. http://math.nist.gov/MatrixMarket/.
4. Chatterjee S., Price B. Regression Analysis by Example. 1991;Wiley, New York.
5. T.M. Chilimbi, M.D. Hill, J.R. Larus, Cache-concious structure layout, in: Proc. ACM SIGPLAN'99 Conference on Programmign Language Design and Implementation, May 1999.
6. Digital Equipment Corporation, pfm - the 21064 performance counter pseudo-device, DEC OSF/1 Manual pages, 1995.
7. B.B. Fraguela, R. Doallo, E.L. Zapata, Modeling set associative caches behavior for irregular computations, in: Proc. SIGMETRICS/PERFORMANCE98, ACM Performance Evaluation Review 26 (1) (1998) 192-201.
8. Fraguela B.B., Doallo R., Zapata E.L. Memory hierarchy performance prediction for blocked sparse algorithms. Parallel Processing Letters. 9(3):1999;347-360.
9. Gannon D., Jalby W., Gallivan K. Strategies for cache and local memory management by global program transformation. Journal of Parallel and Distributed Computing. 5:1988;587-616.
10. S. Ghosh, M. Martonosi, S. Malik, An analytical representation of cache misses, in: Proc. 11th ACM International Conference on Supercomputing, 1997.
11. Hennesy J.L., Patterson D.A. Computer Architectures: A Quantitative Approach. 1990;Morgan Kaufman, Los Altos, CA.
12. D.B. Heras, V. Blanco, J.C. Cabaleiro, F.F. Rivera, Modeling and Improving Locality for the Sparse Matrix-Vector Product on Cache Memories (special issue on High Performance Numerical Methods and Applications), Future Generation Computer Systems (2000), to be published.
13. D.B. Heras, Modelling and improvement of locality for irregular codes, Ph.D. Thesis, Department of Electronics and Computer Science, University of Santiago de Compostela, February 2000 (in Spanish).
14. M.D. Hill, Aspects of cache memory and instruction buffer performance, Ph.D. Thesis, Berkeley Computer Science Division, University of California, Berkeley, 1987.
15. A.R. Lebeck, A.D. Wood, Cache profiling and the SPEC benchmarks: a case study, IEEE Computer (1994) 15-26.
16. N. Manjikian, T.S. Abdelrahman, Array data layout for the reduction of cache conflicts, in: Proc. 8th Int. Conference on Parallel and Distributed Computing Systems, 1998.
17. K.S. McKinley, O. Temam. A quantitative analysis of loop nest locality, in: Proc. 7th Int. Conf. Architectural Support for Programming Languages and Operating Systems, October 1996.
18. Panda P.R., Dutt N.D., Nicolau A. Memory data organization for improved cache performance in embedded processor applications. ACM Transactions on Design Automation of Electronic Systems. 2(4):1997;384-409.
19. Pissanetzky S. Sparse Matrix Technology. 1984;Academic Press, New York.
20. O. Temam, W. Jalby, Characterizing the behavior of sparse algorithms on caches, in: IEEE Int. Conf. Supercomputing (ICS'92), 1992, pp. 578-587.
21. Uhlig R.A., Mudge T.N. Trace-driven memory simulation: a survey. ACM Computing Surveys. 29(2):1997;128-170.
22. H.A.G. Wijshoff, Implementing sparse BLAS primitives on concurrent/vector processors, in: A. Gibbons, P. Spirakis (Eds.), Lectures on Parallel Computation, vol. 4, Cambridge International Series on Parallel Computation, Cambridge University Press, Cambridge, 1993.
23. M.E. Wolf, M.S. Lam, A data locality optimization algorithm, in: Proc. SIGPLAN'91 Conf. Programming Language Design and Implementation, June 1991.
24. M. Zagha, B. Larson, S. Turner, M. Itzkowitz, Performance analysis using the MIPS R10000 performance counters, in: Proc. Supercomputing'96 Conference, ACM, New York and IEEE Computer Soc. Press, Silver Spring, MD, November 1996, pp. 17-22.