An 800-MHz low-power direct digital frequency synthesizer with an on-chip D/A converter

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 5, 2004, Pages 761-774

  Yang, Byung Do ^a   Choi, Jang Hong ^b   Han, Seon Ho ^b   Kim, Lee Sup ^a   Yu, Hyun Kyu ^b  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

Author keywords

CMOS integrated circuits; Direct digital frequency synthesizer (DDFS); Low power; On chip digital to analog converter

Indexed keywords

CMOS INTEGRATED CIRCUITS; DIGITAL TO ANALOG CONVERSION; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS; ROM; SPURIOUS SIGNAL NOISE;

DIRECT DIGITAL FREQUENCY SYNTHESIZERS (DDFS); ON CHIP DIGITAL-TO-ANALOG CONVERTER; SPURIOUS FREE DYNAMIC RANGE (SFDR);

FREQUENCY SYNTHESIZERS;

EID: 2442572353     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2004.826323     Document Type: Article

References (26)

1. V. F. Kroupa, Direct Digital Frequency Synthesizers. New York: IEEE Press, 1999.
2. J. Vankka and K. Halonen, Direct Digital Synthesizers: Theory, Design and Applications. Boston, MA: Kluwer, 2001.
3. P. H. Saul and D. G. Taylor, "A high-speed direct frequency synthesizer," IEEE J. Solid-State Circuits, vol. 25, pp. 215-219, Feb. 1990.
4. V. Andrews, C. T. M. Chang, J. D. Cayo, S. Sabin, W. A. White, and M. P. Harris, "A monolithic digital chirp synthesizer chip with I and Q channels," IEEE I Solid-State Circuits, vol. 27, pp. 1321-1326, Oct. 1992.
5. A. Gutierrez-Aitken, J. Matsui, E. N. Kaneshiro, B. K. Oyama, D. Sawdai, A. K. Oki, and D. C. Streit, "Ultrahigh-speed direct digital synthesizer using InP DHBT technology," IEEE J. Solid-State Circuits, vol. 37, pp. 1115-1119, Sept. 2002.
6. L. K. Tan, E. W. Roth, G. E. Yee, and H. Samueli, "An 800-MHz quadrature digital synthesizer with ECL-compatible output drivers in 0.8 μm CMOS," IEEE J. Solid-State Circuits, vol. 30, pp. 1463-1473, Dec. 1995.
7. J. Tierney, C. Rader, and B. Gold, "A direct digital synthesizer," IEEE Trans. Audio Electroacoust., vol. AU-19, pp. 48-57, Mar. 1971.
8. B.-D. Yang, L.-S. Kim, and H.-K. Yu, "A high-speed direct digital frequency synthesizer using a low power pipelined parallel accumulator," in Proc. IEEE Int. Symp. Circuits and Systems, 2002, pp. 373-376.
9. J. Chow, F. F. Lee, P. M. Lau, C. G. Ekroot, and J. E. Hornung, "1.25 GHz 26-bit pipelined digital accumulator," in GaAs IC Symp. Tech. Dig., Nov. 1988, pp. 131-134.
10. H. T. Nicholas III and H. Samueli, "A 150-MHz direct digital frequency synthesizer in 1.25-μm CMOS with -90-dBc spurious performance," IEEE J. Solid-State Circuits, vol. 26, pp. 1959-1969, Dec. 1991.
11. R. A. Freeman, "Digital sine conversion circuit for use in direct digital synthesizers," U.S. Patent 4, 809, 205, Feb. 28, 1989.
12. J. Vankka, "Methods of mapping from phase to sine amplitude in direct digital synthesis," IEEE Trans. Ultrason., Ferroelectr. Freq. Contr., vol. 44, pp. 526-534, Mar. 1997.
13. A. Bellaouar, M. S. O'brecht, A. M. Fahim, and M. I. Elmasry, "Low-power direct digital frequency synthesis for wireless communications," IEEE J. Solid-State Circuits, vol. 35, pp. 385-390, Mar. 2000.
14. A. M. Sodagar and G. R. Lahiji, "Mapping from phase to sine-amplitude in direct digital frequency synthesizers using parabolic approximation," IEEE Trans. Circuits Syst. II, vol. 47, pp. 1452-1457, Dec. 2000.
15. S. Liao and L.-G. Chen, "A low-power low-voltage direct digital frequency synthesizer," in Proc. Int. Symp. VLSI Technology, Systems, and Applications, June 1997, pp. 265-269.
16. J. M. P. Langlois and D. Al-Khalili, "ROM size reduction with low processing cost for direct digital frequency synthesis," in Proc. IEEE Pacific Rim Conf. Communications, Computers and Signal Processing, Aug. 2001, pp. 287-290.
17. B.-D. Yang and L.-S. Kim, "A direct digital frequency synthesizer using a new ROM compression method," in Proc. Eur. Solid-State Circuits Conf., 2001, pp. 288-291.
18. A. Yamagishi, M. Ishikawa, T. Tsukahara, and S. Date, "A 2-V, 2-GHz low-power direct digital frequency synthesizer chip-set for wireless communication," IEEE J. Solid-State Circuits, vol. 33, pp. 210-217, Feb. 1998.
19. A. Edman, A. Bjorklid, and I. Soderquist, "A 0.8 μm CMOS 350 MHz quadrature direct digital frequency synthesizer with integrated D/A converters," in Symp. VLSI Circuits Dig. Papers, June 1998, pp. 54-55.
20. J. Vankka, M. Waltari, M. Kosunen, and K. A. I. Halonen, "A direct digital synthesizer with an on-chip D/A-converter," IEEE J. Solid-State Circuits, vol. 33, pp. 218-227, Feb. 1998.
21. M. Thompson, "Low-latency, high-speed numerically controlled oscillator using progression-of-states technique," IEEE J. Solid-State Circuits, vol. 27, pp. 113-117, Jan. 1992.
22. L. K. Tan and H. Samueli, "A 200 MHz quadrature digital synthesizer/mixer in 0.8 μm CMOS," IEEE J. Solid-State Circuits, vol. 30, pp. 193-200, Mar. 1995.
23. J. Bastos, A. M. Marques, M. S. J. Steyart, and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. solid-State Circuits, vol. 33, pp. 1959-1969, Dec. 1998.
24. M. Kosunen, J. Vankka, M. Waited, L. Sumanen, K. Koli, and K. Halonen, "A CMOS quadrature baseband frequency synthesizer/modulator," Analog Integrat. Circuits Signal Processing, vol. 18, pp. 55-67, Jan. 1999.
25. A. Torosyan, D. Fu, and A. N. Willson Jr, "A 300 MHz quadrature direct digital synthesizer/mixer in 0.25 μm CMOS," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2002, pp. 132-133.
26. D. D. Caro, E. Napoli, and A. G. M. Strollo, "Direct digital frequency synthesizers using high-order polynomial approximation," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2002, pp. 134-135.