IPC-based cache partitioning: An IPC-oriented dynamic shared cache partitioning mechanism

Proceedings - 2008 International Conference on Convergence and Hybrid Information Technology, ICHIT 2008

Volumn , Issue , 2008, Pages 399-406

  Suo, Guang ^a   Yang, Xuejun ^a   Liu, Guanghui ^a   Wu, Junjie ^a   Zeng, Kun ^a   Zhang, Baida ^a   Lin, Yisong ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

INFORMATION TECHNOLOGY;

CACHE PARTITIONING; CACHE PARTITIONS; DYNAMIC CACHES; FOUR CORES; MISS RATES; MULTI-PROCESSORS; MULTIPLE APPLICATIONS; OBJECTIVE FUNCTIONS; SHARED CACHES; SYSTEM PERFORMANCES;

APPLICATIONS;

EID: 55849133016     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICHIT.2008.164     Document Type: Conference Paper

References (16)

1. Sinharoy B, Kalla R N, Tendler J M, et al, POWER5 System microarchitecture[J]. IBM J. Res. Dev. 2005, 49(4/5): 505-521.
2. Kongetira P, Kongetira P, Aingaran K, et al. Niagara: a 32-way multithreaded Sparc processorNiagara: a 32-way multithreaded Sparc processor[J]. Micro, IEEE Micro, IEEE Micro, IEEE. 2005, 25(2): 21-29.
3. Stone H S, Turek J, Wolf J L. Optimal Partitioning of Cache Memory[J]. IEEE Trans. Comput. 1992, 41(9): 1054-1068.
4. Suh G E, Devadas S, Rudolph L. A New Memory Monitoring Scheme for Memory-Aware Scheduling and Partitioning[C]. IEEE Computer Society, 2002.
5. Suh G E, Rudolph L, Devadas S. Dynamic Partitioning of Shared Cache Memory[J]. J. Supercomput. 2004, 28(1): 7-26.
6. Dybdahl H, Stenstr P, Natvig L. A Cache-Partitioning Aware Replacement Policy for Chip Multiprocessors[J]. High Performance Computing - HiPC 2006. 2006: 22-34.
7. Qureshi M K, Patt Y N. Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches[C]. IEEE Computer Society, 2006.
8. Rafique N, Lim W T, Thottethodi M. Architectural support for operating system-driven CMP cache management[C]. Seattle, Washington, USA: ACM, 2006.
9. Chiou D T. Extending the reach of microprocessors: column and curious caching[D]. Massachusetts Institute of Technology, 1999.
10. R E. Matick, T. J. Heller A M I. Analytical analysis of finite cache penalty and cycles per instruction of a multiprocessor memory hierarchy using miss rates and queuing theory[J]. IBM Journal Of Research And Development. 2001, 45(6): 819-843.
11. Sandeep B. and Rama S, "CMP-SIM: An Environment for Simulating Chip Multiprocessor (CMP) Architectures", University of Texas at Dallas, October 2006.
12. Jouppi P S A N P. CACTI 3.0: An Integrated Cache Timing, Power and Area Model[R]. 2001.
13. Standard Performance Evaluation Corporation[Z].
14. Denning P J. Resource allocation in multiprocess computer systems[R]. Massachusetts Institute of Technology, 1968.
15. Jaleel A, Jaleel A, Mattina M, et al. Last level cache (LLC) performance of data mining workloads on a CMP - a case study of parallel bioinformatics workloads[C]. High-Performance Computer Architecture, 2006. 88-98
16. Qureshi M K, Lynch D N, Mutlu O, et al. A Case for MLP-Aware Cache Replacement[J], SIGARCH Comput. Archit. News. 2006, 34(2): 167-178.