A cache-partitioning aware replacement policy for chip multiprocessors

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4297 LNCS, Issue , 2006, Pages 22-34

  Dybdahl, Haakon ^a   Stenström, Per ^b   Natvig, Lasse ^a  

^a NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

^b CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP MULTIPROCESSOR; MEMORY RESOURCES; ON CHIP MEMORY; REPLACEMENT POLICY; SHARED CACHE;

MULTIPROCESSING SYSTEMS;

CACHE MEMORY;

EID: 77049108927     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11945918_9     Document Type: Conference Paper

References (10)

1. Kim, S., Chandra, D., Solihin, Y.: Fair cache sharing and partitioning on a chip multiprocessor architecture. PACT (2004)
2. Suh, G., Devadas, S., Rudolph, L.: Dynamic cache partitioning for simultaneous multithreading systems. IASTED Parallel and Dist. Computing Systems (2001)
3. Suh, G.E., Devadas, S., Rudolph, L.: A new memory monitoring scheme for memory-aware scheduling and partitioning. HPCA (2002)
4. Suh, G.E., Devadas, S., Rudolph, L.: Dynamic partitioning of shared cache memory. The Journal of Supercomputing, Vol 28, No 1 (2004)
5. Austin, T., Larson, E., Ernst, D.: SimpleScalar: An infrastructure for computer system modeling. IEEE Computer, Volume 35, Issue2 (2002)
6. Smith, J.E.: Characterizing computer performance with a single number. Communications of the ACM 31(10) (1988) 1202-1206
7. Dybdahl, H., Stenström, P.: Enhancing lower level cache performance by early miss determination and block bypassing. submitted to ICCD (2006)
8. Chishti, Z., Powell, M.D., Vijaykumar, T.N.: Optimizing replication, communication, and capacity allocation in CMPs. SIGARCH Comput. Arc. News 33(2) (2005)
9. Zhang, M., Asanovic, K.: Victim replication: Maximizing capacity while hiding wire delay in tiled chip multiprocessors. In: ISCA. (2005)
10. Chang, J., Sohi, G.S.: Cooperative caching for chip multiprocessors. ISCA (2006)