Novel twin poly-Si thin-film transistors EEPROM with trigate nanowire structure

IEEE Electron Device Letters

Volumn 29, Issue 11, 2008, Pages 1226-1228

  Wu, Yung Chun ^a   Su, Po Wen ^a   Chang, Chin Wei ^a   Hung, Min Feng ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

3 D; Active matrix liquid crystal display; Electrical erasable PROM (EEPROM); Nanowires (NWs); Poly Si thin film transistors (TFTs); System on panel; Trigate

Indexed keywords

ELECTRIC WIRE; LIGHT SOURCES; LIQUID CRYSTAL DISPLAYS; LIQUID CRYSTALS; NANOSTRUCTURED MATERIALS; NANOSTRUCTURES; NANOWIRES; POLYSILICON; POWDERS; PROM; ROM; SEMICONDUCTING ORGANIC COMPOUNDS; SILICON; SPURIOUS SIGNAL NOISE; THIN FILM DEVICES; THIN FILM TRANSISTORS; TRANSISTORS; TUNERS; WINDOWS;

3-D; ACTIVE MATRIX LIQUID CRYSTAL DISPLAY; ELECTRICAL ERASABLE PROM (EEPROM); POLY-SI THIN-FILM TRANSISTORS (TFTS); SYSTEM-ON-PANEL; TRIGATE;

FLASH MEMORY;

EID: 55149091362     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2008.2005070     Document Type: Article

References (11)

1. M. Cao, T. Zhao, K. C. Saraswat, and J. D. Plummer, "A simple EEPROM cell using twin polysilicon thin film transistors," IEEE Electron Device Lett., vol. 15, no. 8, pp. 304-306, Aug. 1994.
2. N. D. Young, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French, "The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process," IEEE Trans. Electron Devices vol. 43, no. 11, pp. 1930-1936, Nov. 1996.
3. J. W. Lee, N. I. Lee, H. J. Chung, and C. H. Han, "Improved stability of polysilicon thin-film transistors under self-heating and high endurance EEPROM cells for systems-on-panel," in IEDM Tech. Dig., 1998, pp. 265-268.
4. K. P. Anish Kumar and J. K. O. Sin, "A simple polysilicon TFT technology for display systems on glass," in IEDM Tech. Dig., 1997, pp. 515-518.
5. K. T. Park, J. Choi, J. Sel, V. Kim, C. Kang, Y. Shin, U. Roh, J. Park, J. S. Lee, J. Sim, S. Jeon, C. Lee, and K. Kim, "A 64-cell NAND Flash memory with asymmetric S/D structure for sub-40 nm technology and beyond," in VLSI Symp. Tech. Dig., 2006, pp. 19-20.
6. A. J. Walker, S. Nallamothu, E. H. Chen, M. Mahajani, S. B. Herner, M. Clark, J. M. Cleeves, S. V. Dunton, V. L. Eckert, J. Gu, S. Hu, J. Knall, M. Konevecki, C. Petti, S. Radigan, U. Raghuram, J. Vienna, and M. A. Vyvoda, "3D TFT-SONOS memory cell for ultra-high density file storage applications," in VLSI Symp. Tech. Dig., 2003, vol. 29, pp. 29-30.
7. E. K. Lai, H. T. Lue, Y. H. Hsiao, J. Y. Hsieh, C. P. Lu, S. Y. Wang, L. W. Yang, T. Yang, K. C. Chen, J. Gong, K. Y. Hsieh, R. Liu, and C. Y. Lu, "A multi-layer stackable thin-film transistor (TFT) NAND-type Flash memory," in IEDM Tech. Dig., 2006, pp. 1-4.
8. Y. C. Wu, C. Y. Chang, T. C. Chang, P. T. Liu, C. S. Chen, C. H. Tu, H. W. Zan, Y. H. Tai, and S. M. Sze, "High performance and high reliability polysilicon thin-film transistors with multiple nano-wire channels," in IEDM Tech. Dig., 2004, pp. 777-780.
9. S. Tam, P. K. Ko, and C. Hu, "Lucky-electron model of channel hot-electron injection in MOSFETs," IEEE Trans. Electron Devices, vol. ED-31, no. 9, pp. 1116-1125, Sep. 1984.
10. S. C. Chen, T. C. Chang, P. T. Liu, Y. C. Wu, P. S. Lin, B. H. Tseng, J. H. Shy, S. M. Sze, C. Y. Chang, and C. H. Lien, "A novel nanowire channel poly-Si TFT functioning as transistor and nonvolatile SONOS memory," IEEE Electron Device Lett., vol. 28, no. 9, pp. 809-811, Sep. 2007.
11. H. C. Cheng, F. S. Wang, and C. Y. Huang, "Effects of NH3 plasma passivation on N-channel polycrystalline silicon thin film transistors," IEEE Trans. Electron Devices, vol. 44, no. 1, pp. 64-68, Jan. 1997.