-
1
-
-
0000036195
-
Si and SiGe bipolar IC's for 10 to 40 Gb/s optical-fiber TDM links
-
H.-M. Rein, "Si and SiGe bipolar IC's for 10 to 40 Gb/s optical-fiber TDM links," Int. J. High Speed Electron. Syst., vol. 9, pp. 1-37, 1998.
-
(1998)
Int. J. High Speed Electron. Syst.
, vol.9
, pp. 1-37
-
-
Rein, H.-M.1
-
2
-
-
0032485145
-
40 Gb/s transimpedance amplifier in SiGe bipolar technology for the receiver in optical-fiber TDM links
-
J. Mullrich, T. F. Meister, M. Rest, W. Bogner, A. Schöpflin, and H.-M. Rein, "40 Gb/s transimpedance amplifier in SiGe bipolar technology for the receiver in optical-fiber TDM links," Electron. Lett., vol. 34, pp. 452-453, 1998.
-
(1998)
Electron. Lett.
, vol.34
, pp. 452-453
-
-
Mullrich, J.1
Meister, T.F.2
Rest, M.3
Bogner, W.4
Schöpflin, A.5
Rein, H.-M.6
-
3
-
-
0034823028
-
Circuits and technologies for highly integrated optical networking IC's at 10 Gb/s to 40 Gb/s
-
San Diego, CA, May
-
S. P. Voinigescu, P. Popescu, P. Banens, M. Copeland, G. Fortier, K. Howlett, M. Herod, D. Marchesan, J. Showell, S. Szilagyi, H. Tran, and J. Weng, "Circuits and technologies for highly integrated optical networking IC's at 10 Gb/s to 40 Gb/s" in Proc. IEEE Custom Integrated Circuits Conf. (CICC), San Diego, CA, May 2001, pp. 331-338.
-
(2001)
Proc. IEEE Custom Integrated Circuits Conf. (CICC)
, pp. 331-338
-
-
Voinigescu, S.P.1
Popescu, P.2
Banens, P.3
Copeland, M.4
Fortier, G.5
Howlett, K.6
Herod, M.7
Marchesan, D.8
Showell, J.9
Szilagyi, S.10
Tran, H.11
Weng, J.12
-
4
-
-
0036440085
-
40 GHz transimpedance amplifier with differential outputs using InP/InGaAs heterojunction bipolar transistors
-
Monterey, CA, Nov.
-
C. Q. Wu, E. A. Sovero, and B. Massey, "40 GHz transimpedance amplifier with differential outputs using InP/InGaAs heterojunction bipolar transistors," in IEEE GaAs IC Symp. Tech. Dig., Monterey, CA, Nov. 2002, pp. 63-66.
-
(2002)
IEEE GaAs IC Symp. Tech. Dig.
, pp. 63-66
-
-
Wu, C.Q.1
Sovero, E.A.2
Massey, B.3
-
5
-
-
0036438176
-
A 40 Gb/s integrated differential PIN+TIA with DC offset control using InP SHBT technology
-
Monterey, CA, Nov.
-
D. Caruth, S. C. Shen, D. Chan, M. Feng, and J. Schutt-Ainé, "A 40 Gb/s integrated differential PIN+TIA with DC offset control using InP SHBT technology," in IEEE GaAs IC Symp. Tech. Dig., Monterey, CA, Nov. 2002, pp. 59-62.
-
(2002)
IEEE GaAs IC Symp. Tech. Dig.
, pp. 59-62
-
-
Caruth, D.1
Shen, S.C.2
Chan, D.3
Feng, M.4
Schutt-Ainé, J.5
-
6
-
-
0036442433
-
An InP HBT common-base amplifier with tunable transimpedance for 40 Gb/s applications
-
Monterey, CA, Nov.
-
K. W. Kobayashi, "An InP HBT common-base amplifier with tunable transimpedance for 40 Gb/s applications," in IEEE GaAs IC Symp. Tech. Dig., Monterey, CA, Nov. 2002, pp. 155-158.
-
(2002)
IEEE GaAs IC Symp. Tech. Dig.
, pp. 155-158
-
-
Kobayashi, K.W.1
-
7
-
-
0031236647
-
A scalable high frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design
-
Sept.
-
S. P. Voinigescu, M. C. Maliepaard, J. L. Showell, G. Babcock, D. Marchesan, M. Schroter, P. Schvan, and D. L. Harame, "A scalable high frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design," IEEE J. Solid-State Circuits, vol. 32, pp. 1430-1438, Sept. 1997.
-
(1997)
IEEE J. Solid-state Circuits
, vol.32
, pp. 1430-1438
-
-
Voinigescu, S.P.1
Maliepaard, M.C.2
Showell, J.L.3
Babcock, G.4
Marchesan, D.5
Schroter, M.6
Schvan, P.7
Harame, D.L.8
-
8
-
-
0004100850
-
-
New York: Wiley, ch. 2
-
G. D. Vendelin, A. M. Pavio, and U. L. Rhode, Microwave Circuit Design. New York: Wiley, 1990, ch. 2, pp. 77-83.
-
(1990)
Microwave Circuit Design
, pp. 77-83
-
-
Vendelin, G.D.1
Pavio, A.M.2
Rhode, U.L.3
-
9
-
-
0041591138
-
40 Gb/s TDM system using InP HBT IC technology
-
June
-
K. Krishnamurti, R. Vetury, J. Xu, A. Shou, A. Jaganathan, K. Cheng, J. Chow, D. Mensa, L. Zhang, I. Gontijo, S. Vu, C. Wimczewski, Y. Liu, R. Pullela, and M. Rodwell, "40 Gb/s TDM system using InP HBT IC technology," in IEEE MTT-S Dig., June 2003, pp. 1189-1192.
-
(2003)
IEEE MTT-S Dig.
, pp. 1189-1192
-
-
Krishnamurti, K.1
Vetury, R.2
Xu, J.3
Shou, A.4
Jaganathan, A.5
Cheng, K.6
Chow, J.7
Mensa, D.8
Zhang, L.9
Gontijo, I.10
Vu, S.11
Wimczewski, C.12
Liu, Y.13
Pullela, R.14
Rodwell, M.15
-
10
-
-
2442707643
-
A low-jitter 16:1 MUX and a high-sensitivity 1:16 DEMUX with integrated 39.8 to 43 GHz VCO for OC-768 communication systems
-
Feb.
-
K. Watanabe, A. Koyama, T. Harada, T. Aida, A. Ito, T. Murata, H. Yoshioka, M. Sonehara, H. Yamashita, K. Ishikawa, M. Ito, N. Shiramizu, T. Nakamura, K. Ohhata, F. Arakawa, T. Kususnoki, H. Chiba, T. Kurihara, and M. Kuraiashi, "A low-jitter 16:1 MUX and a high-sensitivity 1:16 DEMUX with integrated 39.8 to 43 GHz VCO for OC-768 communication systems," in IEEE ISSCC Dig. Tech. Papers, Feb. 2004, pp. 166-167.
-
(2004)
IEEE ISSCC Dig. Tech. Papers
, pp. 166-167
-
-
Watanabe, K.1
Koyama, A.2
Harada, T.3
Aida, T.4
Ito, A.5
Murata, T.6
Yoshioka, H.7
Sonehara, M.8
Yamashita, H.9
Ishikawa, K.10
Ito, M.11
Shiramizu, N.12
Nakamura, T.13
Ohhata, K.14
Arakawa, F.15
Kususnoki, T.16
Chiba, H.17
Kurihara, T.18
Kuraiashi, M.19
|