CSDC: A new complexity reduction technique for multiplierless implementation of digital FIR filters

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 9, 2005, Pages 1845-1853

  Wang, Yongtao ^a   Roy, Kaushik ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

Common subexpression elimination (CSE); Complexity reduction; Differential coefficient; Digital finite impulse response (FIR) filter; Genetic algorithm

Indexed keywords

COMPUTATIONAL COMPLEXITY; DIGITAL FILTERS; DIGITAL SIGNAL PROCESSING; GENETIC ALGORITHMS; GRAPH THEORY; HEURISTIC METHODS; OPTIMIZATION; VECTORS;

COMMON SUBEXPRESSION ELIMINATION (CSE); COMPLEXITY REDUCTION; DIFFERENTIAL COEFFICIENT;

FIR FILTERS;

EID: 27144551112     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2005.852208     Document Type: Article

References (22)

1. W. R. Davis et al., "A design environment for high-throughput low-power dedicated signal processing systems," IEEE J. Solid State Circuits, vol. 37, no. 3, pp. 420-431, Mar. 2002.
2. R. Jain, P. T. Yang, and T. Yoshino, "FIRGEN: a computer-aided design system for high performance FIR filter integrated circuits," IEEE Trans. Signal Process., vol. 39, no. 7, pp. 1655-1688, Jul. 1991.
3. T. Hawley et al., "Design techniques for silicon compiler implementations of high-speed FIR digital filters," IEEE J. Solid-State Circuits, vol. 31, no. 5, pp. 656-667, May 1996.
4. K. K. Parhi, VLSI Digital Signal Processing Systems. New York: Wiley, 1999.
5. A. Avizienis, "Signed digit number representation for fast parallel arithmetic," IRE Trans. Electron. Comput., vol. EC-10, pp. 389-400, 1961.
6. H. Samueli, "An improved search algorithm for the design of multiplierless FIR filters with powers-of-two coefficients," IEEE Trans. Circuits Syst., vol. 36, no. 7, pp. 1044-1047, Jul. 1989.
7. B. R. Hong, H. Samueli, and A. N. Wilson, "The design of low-complexity linear-phase FIR filter banks using powers-of-two coefficients with an application to subband image coding," IEEE Trans. Circuits Syst. Video Technol., vol. 1, no. 4, pp. 318-324, Dec. 1991.
8. M. Potkonjak, M. B. Srivasta, and P. A. Chandrakasan, "Multiple constant multiplication: Efficient and versatile framework and algorithms for exploring common subexpression elimination," IEEE Trans. Comp.-Aided Des. Integr. Circuits Syst., vol. 15, no. 2, pp. 151-165, Feb. 1996.
9. M. Mehendale, S. D. Sherlekar, and G. Vekantesh, "Synthesis of multiplierless FIR filters with minimum number of additions," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 1995, pp. 668-671.
10. R. I. Hartley, "Subexpression sharing in filtering using canonic signed digit multipliers," IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process., vol. 43, no. 10, pp. 677-688, Oct. 1996.
11. R. Pasko et al., "A new algorithm for elimination of common subexpressions," IEEE Trans. Comp.-Aided Des. Integr. Circuits Syst., vol. 18, no. 1, pp. 58-68, Jan. 1999.
12. M. Martinez-Peiro, E. Boemo, and L. Wanhammar, "Design of highspeed multiplierless filters using a nonrecursive signed common subexpression algorithm," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 3, pp. 196-203, Mar. 2002.
13. H. Safiri, M. Ahmadi, G. A. Jullien, and W. C. Miller, "A new algorithm for elimination of common subexpressions in hardware implementation of digital filters by using genetic programming," in Proc. IEEE Int. Conf. Application-Specific Systems, Architecture, and Processors, Jul. 2000, pp. 319-328.
14. N. Sankaraya, K. Roy, and D. Bhattacharya, "Algorithms for low power and high speed FIR filter realization using differential coefficients," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 6, pp. 488-497, Jun. 1997.
15. K. Muhammad and K. Roy, "A graph theoretic approach for synthesizing very low-complexity high-speed digital filters," IEEE Trans. Comp.-Aided Des. Integr. Circuits, vol. 21, no. 2, pp. 204-216, Feb. 2002.
16. T. H. Cormen, C. E. Leiserson, and R. L. Rivest, Introduction to Algorithms. Cambridge, MA: MIT Press, 1990.
17. D. R. Bull and D. H. Horrocks, "Primitive operator digital filters," Proc. Inst. Elec. Eng., pt. G, vol. 138, no. 3, pp. 401-411, Jun. 1991.
18. A. G. Dempster and M. D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital FIR filter," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 9, pp. 569-577, Sep. 1995.
19. E. K. P. Chong and S. H. Zak, An Introduction to Optimization, 2nd ed. New York: Wiley, 2001.
20. I.-C. Park and H. J. Kang, "Digital filter synthesis based on an algorithm to generate all minimal signed digit representations," IEEE Trans. Comp.-Aided Des. Integr. Circuits Syst., vol. 12, no. 12, pp. 1525-1529, 2002.
21. A. G. Dempster and M. D. Macleod, "Generation of signed-digit representations for integer multiplication," IEEE Signal Process. Lett., vol. 11, no. 5, pp. 663-665, Aug. 2004.
22. A. G. Dempster and M. D. Macleod, "Using all signed-digit representations to design single integer multipliers using subexpression elimination," in Proc. ISCAS 2004, vol. 3, May 2004, pp. 165-168.