Phase correction of a resonant clocking system using resonant interpolators

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn , Issue , 2008, Pages 170-171

  Lee, Li Min ^a   Yang, Chih Kong Ken ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCKS; ERRORS; NATURAL FREQUENCIES; VLSI CIRCUITS;

CLOCK BUFFER; DIGITAL CMOS TECHNOLOGY; FREQUENCY MISMATCH; INJECTION LOCKED; INPUT FREQUENCY; PHASE CORRECTIONS; RESONANT CLOCKING; STATIC PHASE ERRORS;

INTERPOLATION;

EID: 51949114935     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSIC.2008.4585994     Document Type: Conference Paper

References (7)

1. S.C. Chan, K.L. Shepard, P.J. Restle, "1.1 to 1.6GHz distributed differential oscillator global clock network," in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp.518-519.
2. P. Chiang et al., "20Gb/s 0.13μm CMOS serial link transmitter using an LC-PLL to directly drive the output multiplexer," in VLSI Circuits Sym. Dig. Tech. Papers, Jun. 2004, pp. 272-275.
3. L.-M. Lee, C.-K. K. Yang, "An adaptive low-jitter LC-based clock distribution," in IEEE ISSCC Dig. Tech. Papers, Feb 2007, pp. 182-183.
4. V.B. Reddy, W. Titus, J. Kenney, "Tuned LC Clock Buffers with Static Phase Adjust," in IEEE RFIC Sym. Dig. Tech. Papers, June 2007, pp. 519-522.
5. D. Weinlader, H. Ron, C.-K. K. Yang, and M. Horowitz, "An eight channel 35 GSample/s CMOS timing analyzer," in IEEE ISSCC Dig. Tech. Papers, Feb. 2000, pp. 170-171.
6. E. Yeung, M. Horowitz, "A 2.4Gb/s/pin simultaneous bidirectional parallel link with per-pin skew compensation," in IEEE ISSCC Dig. Tech. Papers, Feb. 2000, pp.256-257.
7. S. Sidiropoulos, M. Horowitz, "A semidigital dual delay-locked loop," IEEE J. of Solid-State Circuits, pp. 1683-1692, Nov 1997.