Standard cell like via-configurable logic block for structured ASICs

Proceedings - IEEE Computer Society Annual Symposium on VLSI: Trends in VLSI Technology and Design, ISVLSI 2008

Volumn , Issue , 2008, Pages 381-386

  Li, Mei Chen ^a   Tung, Hui Hsiang ^a   Lai, Chien Chung ^a   Lin, Rung Bin ^a  

^a YUAN ZE UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CELLS; ELECTRIC BATTERIES; ELECTRIC POWER SUPPLIES TO APPARATUS; FABRICS; METALS; OPTICAL DESIGN; STANDARDS; TECHNOLOGY;

CELL LIBRARIES; COMMERCIAL TOOLS; CONFIGURABLE LOGIC BLOCKS; DESIGN FLOWS; STANDARD CELLS; STANDARD-CELL LIBRARIES; STRUCTURED ASIC; STRUCTURED ASICS; VLSI TECHNOLOGIES;

CYTOLOGY;

EID: 51849126472     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2008.50     Document Type: Conference Paper

References (18)

1. HardCopy Structured ASICs: ASIC gain without the pain. http://www.altera. com/products/software/flows/asic/qts-structured_asic.html
2. B. Zahiri, "Structured ASICs: opportunities and challenges," ICCD, 2003, pp. 404-409.
3. K. C. Wu, Y. W. Tsai, "structured ASIC, evolution or revolution?" ISPD, pp.103-106, 2004.
4. L. Pileggi et al., "Exploring regular fabrics to optimize the performance-cost trade-off," DAC, 2004, 782-787.
5. N. V. Shenoy, J. Kawa, R. Camposano, "Design automation for mask programmable fabrics," DAC, 2004, pp. 192-197.
6. C. Patel, A. Cozzie, H. Schmit, and L. Pileggi, "An architectural exploration of via patterned gate arrays," ISPD, 2003, pp. 184-189
7. Y. Ran and M. Marek-Sadowska, "Designing via-configurable logic blocks for regular fabric", IEEE Trans. on VLSI Systems, Vol. 14, No. 1, Jan. 2006.
8. A. Koorapaty, L. Pileggi, and H. Schmit, "Heterogeneous logic block architectures for via-patterned programmable fabrics," LNCS 2778, 2003, pp. 426-436.
9. Y. Ran and M. Marek-Sadowska, "Via-configurable routing architectures and fast design mappability estimation for regular fabrics," IEEE Trans. on VLSI Systems, Vol. 14, Sept. 2006, pp. 998-1009.
10. A. Levinthal and R. Herveille, "FlexASIC structured array: a solution to the DSM challenge," DesignCon 2005.
11. V. Kheterpal, et al., "Design methodology for IC manufacturability based on regular logic-bricks," DAC, 2005, pp.192-197.
12. D. D. Sherlekar, "Design considerations for regular fabrics," ISPD, April 18-21,2004, pp.97-102.
13. A. Koorapaty, et al. "Exploring logic block granularity for regular fabrics," DATE, 2004, pp. 1468-473.
14. White paper, "RapidChip technology: fast custom silicon through platform-based design," LSI Logic, 2004.
15. T. Okamoto, T. Kimoto, N. Maeda, "Design methodology and tools for NEC electronics' structured ASIC ISSP," ISPD, 2004, pp.90-96.
16. F. Mo, R. Brayton, "PLA-based regular structures and their synthesis," IEEE Trans. on TCAD, Vol. 22, No. 6, June 2003, pp.723 - 729.
17. Shu-Ren Ker, "An Automatic Library Development System," Master Thesis, Yuan Ze University, Taiwan, June 1997.
18. B. Hu and M. Marek-Sadowska, "Wire length prediction based clustering and its application in placement," DAC, 2003, pp. 800-805.