Presetting pulse-based flip-flop

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2008, Pages 588-591

  Kim, Chul Soo ^a,b   Kim, Joo Seong ^a   Kong, Bai Sun ^a   Moon, Yongsam ^b   Jun, Young Hyun ^b  

^a Sungkyunkwan University   (South Korea)

^b SAMSUNG Electronics   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

SPECTRUM ANALYZERS;

COMPARISON RESULTS; INTERNATIONAL SYMPOSIUM; OUTPUT DELAYS; SKEW TOLERANCE;

FLIP FLOP CIRCUITS;

EID: 51749087277     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2008.4541486     Document Type: Conference Paper

References (9)

1. J.M.Rabaey, "Digital Integrated Circuits : A design perspective," Second Edtion, Prentice Hall Electronics and VLSI Series, Chapter 7. pp. 354-356, 2003
2. Vladimir Stojanovic and Vojin G. Oklobdzija, 'Comparative Analysis of Master-Slave latches and Flip-Flops for High-Performance and Low-Power Systems," IEEE Journal Solid-State Circuits, vol. 34, No. 4, pp. 536-548, Apr. 1999
3. H. Partovi, et al, "Flow-Through Latch and Edge-Triggered Flip-Flop Hybrid Elements," IEEE International Solid-State Circuits Conference, pp. 138-139, Feb. 1996
4. F. Klass, et al, "A New Family of Semidynamic and Dynamic Flip-Flops with Embeded logic for High Performance Processors," IEEE Journal of Solid-State Circuits, vol. 34, no. 4, pp. 712-716, May 1999
5. B. Nikolic, et al., "Improved sense-amplifier based flip-flop: design and measurements," IEEE Journal of Solid-State circuits, vol. 35, pp. 876-884, Jun. 2000
6. B. S. Kong, et al, "Conditional-capture flip-flop for statistical power reduction," IEEE Journal of Solid-State Circuits, vol. 36, pp. 1263-1271, Aug. 2001
7. L. Ding, et al, "A Dual-rail Static Edge-Triggered Latch," IEEE International Symposium on Circuits and Systems, pp. 645-648, May 2001
8. Aliakbar Ghadiri, et al, "Pre-Capturing Static Pulsed Flip-Flop", IEEE International Symposium on Circuits and Systems, Vol. 3, pp. 2421-2424, May 2005
9. Nikola Nedovic, et al, "A Clock-Skew Absorbing Flip-Flop", Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International, Vol. 1, pp. 342-497, 2003