A 480-MHz to 1-GHz sub-picosecond clock generator with a fast and accurate automatic frequency calibration in 0.13-μm CMOS

2007 IEEE Asian Solid-State Circuits Conference, A-SSCC

Volumn , Issue , 2007, Pages 67-70

  Lee, Joonhee ^a   Kim, Kyunglok ^b   Lee, Junghyup ^a   Jang, Taekwang ^a   Cho, Seonghwan ^a  

^a Korea Advanced Institute of Science and Technology (KAIST)   (South Korea)

^b STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ACOUSTIC FIELDS; CALIBRATION; ELECTRIC CLOCKS; TUNING; VARIABLE FREQUENCY OSCILLATORS;

AUTOMATIC FREQUENCY; CLOCK GENERATORS;

CLOCKS;

EID: 51349127672     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2007.4425733     Document Type: Conference Paper

References (8)

1. C. Kim, I.-C. Hwang, and S.-M. Kang, "A Low-Power Small-Area 7.28-ps-Jitter 1-GHz DLL-Based Clock Generator," IEEE J. Solid-State Circuits, vol. 37, pp. 1414-1420, Nov. 2002.
2. J. Maneatis, J. Kim, I. McClatchie, J. Maxey, and M. Shankaradas, "Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL," IEEE J. Solid-State Circuits, vol. 38, pp. 1795-1803, Nov. 2003.
3. N. D. Dalt and C. Sander, "A Subpicosecond Jitter PLL for Clock Generation in 0.12-μm CMOS," IEEE J. Solid-State Circuits, vol. 38, pp. 1275-1278, Jul. 2003.
4. N. D. Dalt, E. Edwin, P. Gregorius, and L. Gazsi, "A Compact Triple-Band Low-Jitter Digital LC PLL With Programmable Coil in 130-nm CMOS," IEEE J. Solid-State Circuits, vol. 40, pp. 1482-1490, Jul. 2005.
5. R. Navid, T. Lee, and R. W. Dutton, "Minimum Achievable Phase Noise of RC Oscillators," IEEE J. Solid-State Circuits, vol. 40, pp. 630-637, Mar. 2005.
6. H.-I. Lee, J.-K. Cho, K.-S. Lee, I.-C. Hwang, T.-W. Ahn, K.-S. Nah, and B.-H. Park, "A Δ-Σ Fractional-N Frequency Synthesizer Using a Wide-Band Integrated VCO and a Fast AFC Technique for GSM/GPRS/WCDMA Applications," IEEE J. Solid-State Circuits, vol. 39, pp. 340-349, Jul. 2004.
7. T.-H. Lin and Y.-J. Lai, "An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL," IEEE J. Solid-State Circuits, vol. 42, pp. 340-349, Feb. 2007.
8. N. D. Dalt, S. Derksen, P. Greco, C. Sandner, H.schmid, and K. Strohmayer, "Fully Integrated 2.4-GHz LC-VCO Frequency Synthesizer With 3-ps Jitter in 0.18-μm Standard Digital CMOS Copper Technology," IEEE J. Solid-State Circuits, vol. 37, pp. 959-962, Jul. 2002.