An agile VCO frequency calibration technique for a 10-GHz CMOS PLL

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 2, 2007, Pages 340-349

  Lin, Tsung Hsien ^a,b   Lai, Yu Jen ^c  

^a IEEE   (Taiwan)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^c TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY   (Taiwan)

Author keywords

Calibration; CMOS integrated circuits; Frequency synthesizer; Period based frequency comparison; Phase detector; Phase locked loop (PLL); Voltage controlled oscillator (VCO)

Indexed keywords

FREQUENCY SYNTHESIZER; PERIOD-BASED FREQUENCY COMPARISON; PHASE DETECTORS;

ACOUSTIC NOISE; BANDWIDTH; CALIBRATION; CMOS INTEGRATED CIRCUITS; NATURAL FREQUENCIES; PHASE LOCKED LOOPS;

VARIABLE FREQUENCY OSCILLATORS;

EID: 33847730295     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.889360     Document Type: Article

References (13)

1. T.-H. Lin and W. J. Kaiser, "A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop," IEEE J. Solid-State Circuits, vol. 36, no. 3, pp. 424-431, Mar. 2001.
2. A. Aktas and M. Ismail, "CMOS PLL calibration techniques," IEEE Circuits Devices Mag., vol. 20, no. 5, pp. 6-11, Sept./Oct. 2004.
3. W. B. Wilson, U. Moon, K. R. Lakshmikumar, and L. Dai, "A CMOS self-calibrating frequency synthesizer," IEEE J. Solid-State Circuits, vol. 35, no. 10, pp. 1437-1444, Oct. 2000.
4. Y.-J. Lai and T.-H. Lin, "A 10-GHz CMOS PLL with an agile VCO calibration," in Proc. IEEE Asian Solid-State Circuits Conf. (A-SSCC), Nov. 2005, pp. 213-216.
5. T.-H. Lin and Y.-J. Lai, "Time-based frequency band selection method for phase-locked loops," Electron. Lett., vol. 41, no. 23, pp. 1279-1281, Nov. 2005.
6. B. Razavi, RF Microelectronics. Englewood Cliffs, NJ: Prentice-Hall, 1998, ch. 8.
7. L. Yao, M. Steyaert, and W. Sansen, "A 1-V 140-μW 88-dB audio sigma-delta modulator in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1809-1818, Nov. 2004.
8. T. B. Choi and P. R. Gray, "A 10 b, 20 MSample/s, 35 mW pipeline A/D converter," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 166-172, Mar. 1995.
9. A. Jerng and C. G. Sodini, "The impact of device and sizing on phase noise mechanisms," IEEE J. Solid-State Circuits, vol. 40, no. 2, pp. 360-369, Feb. 2005.
10. A. D. Berny, A. M. Niknejad, and R. G. Meyer, "A 1.8-GHz LC VCO with 1.3-GHz tuning range and digital amplitude calibration," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 909-917, Apr. 2005.
11. K. Shu, E. Sanchez-Sinencio, J. Silva-Martinez, and S. H. K. Embabi, "A 2.4-GHz monolithic fractional-n frequency synthesizer with robust phase-switching prescalar and loop capacitance multiplier," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 866-874, Jun. 2003.
12. C. Vaucher, I. Ferencic, K. Locher, S. Sedvallson, U. Voegeli, and Z. Wang, "A family of low-power truly modular programmable dividers in standard 0.35 μm CMOS technology," IEEE J. Solid-State Circuits, vol. 35, no. 7, pp. 1035-1045, Jul. 2000.
13. Application Notes AN-1001, National Semiconductor [Online]. Available: http://www.national.com/an/AN/AN-1001.pdf