A 10-bit, 1.8-GS/s time-interleaved pipeline ADC

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn , Issue , 2007, Pages 673-676

  Hakkarainen, V ^a   Rantala, A ^b   Aho, M ^a   Riikonen, J ^a   Gomes Martin, D ^b   Aberg M ^b   Halonen, K ^a  

^a AALTO UNIVERSITY   (Finland)

^b VTT TECHNICAL RESEARCH CENTRE OF FINLAND   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG TO DIGITAL CONVERSION; PIPELINES;

CONVERSION RATES; INTERNATIONAL CONFERENCES; SAMPLING CLOCKS; TIME INTERLEAVED ANALOG TO DIGITAL CONVERTER (ADC);

MULTICARRIER MODULATION;

EID: 50649110026     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2007.4511081     Document Type: Conference Paper

References (12)

1. G. Geelen, "A 6 b 1.1 GSample/s CMOS A/D converter" IEEE Int. Solid-State Circuits Conf., Feb. 2001, pp. 128-129.
2. P.C.S. Scholtens and M. Vertregt, "A 6-b 1.6-Gsample/s flash ADC in 0.18-μm CMOS using averaging termination, " Solid-State Circuits, IEEE Journal of, vol. 37, Dec.2002, pp. 1599-1609.
3. P.M. Figueiredo et al. "A 90nm CMOS 1.2v 6b 1GS/s two-step subranging ADC," IEEE Int. Solid-State Circuits Conf., Feb 2006, pp 2320-2329.
4. R.C. Taft, C.A. Menkus,; M.R.Tursi, O. Hidri, and V Pons, "A 1.8-V 1.6-GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency, " Solid-State Circuits, IEEE Journal of, vol. 39, Dec.2004, pp. 2107-2115.
5. F. Vessal andd C. A. T. Salama, "An 8-bit 2-Gsample/s folding-interpolating analog-to-digital converter in SiGe," Solid-State Circuits, IEEE Journal of, vol. 39, Jan 2004, pp. 238-241.
6. S. K. Gupta, M. A. Inerfield, and J. Wang, "A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture," Solid-State Circuits, IEEE Journal of, vol. 41, Dec. 2006, pp. 2650-2657.
7. J. Riikonen, M. Aho, V. Hakkarainen, K. Halonen, and L. Sumanen, " A 10-bit 400-MS/s 170 mW 4-times interleaved A/D converter in 0.35-μm BiCMOS," Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on, May 2005, pp. 4622-4625.
8. A Rantala, D. G. Martins, M. Aberg, "A DLL clock generator for a high speed A/D-converter with 1 ps jitter and skew calibrator with 1 ps accuracy in 0.35 μm CMOS," Norchip Conf., 2005,pp. 114 - 117.
9. N. Kurosawa, H. Kobayashi, K. Maruyama,H. Sugawara, K. Kobayashi, "Explicit Analysis of Channel Mismatch Effects on Time-InterleavedADC Systems," IEEE Trans. on Circuits and Systems I, vol. 48, no. 3, pp. 261-271, Mar. 2001.
10. K. Poulton et al., "A 4 Gsample/s 8b ADC in 0.35-μm CMOS," IEEE Int. Solid-State Circuits Conf.. 2002, pp. 166-457.
11. K. Poulton et al."A 20 GS/s 8b ADC witn a 1MB Memory in 0.18-μm CMOS," IEEE Int. Solid-State Circuits Conf., 2003, pp. 318-319.
12. R. Farjad-Rad et al., "A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chips," Solid-State Circuits, IEEE Journal of, Vol. 37, Dec 2002 pp. 1804 - 1812.