An 8-bit 2-Gsample/s folding-interpolating analog-to-digital converter in SiGe technology

IEEE Journal of Solid-State Circuits

Volumn 39, Issue 1, 2004, Pages 238-241

  Vessal, Farhang ^a   Salama, C Andre T ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Analog to digital converter (ADC); Folding interpolating; Heterojunction bipolar transistor (HBT)

Indexed keywords

ANALOG TO DIGITAL CONVERSION; DESIGN FOR TESTABILITY; ELECTRIC POWER SUPPLIES TO APPARATUS; GAIN MEASUREMENT; HETEROJUNCTION BIPOLAR TRANSISTORS;

ANALOG TO DIGITAL CONVERTER; CUTOFF FREQUENCY;

FREQUENCY CONVERTERS;

EID: 0742321272     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2003.820867     Document Type: Article

References (9)

1. R. Plassche, Integrated Analog-to-Digital and Digital-to-Analog Converters. Boston, MA: Kluwer, 1994.
2. F. Vessal and C. A. T. Salama, "A bipolar 2-GSample/s track-and-hold amplifier (THA) in a 0.35 μm SiGe technology," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 5, 2002, pp. 573-576.
3. G. Geelen, "A 6-bit 1.1 Gsample/s CMOS A/D converter," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 2001. pp. 128-129.
4. W. An and C. A. T. Salama, "An 8-bit, 1-GSample/s folding-interpolating analog-to-digital converter," in Proc. Eur. Solid-State Circuits Conf., 2000, pp. 200-203.
5. P. Xiao, K. Jenkins, M. Soyuer, H. Ainspan, J. Burghartz, H. Shin, M. Dolan, and D. Harame, "A 4-b 8 GSamples/s A/D converter in SiGe bipolar technology," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, 1997. pp. 124-125.
6. H. Kobayashi, T. Mizuta, K. Uchida, and H. Matsuura, "Design consideration for folding-interpolating ADC with SiGe HBT," in Proc. IEEE Instrumentaion and Measurement Technology Conf., 1997. pp. 1142-1147.
7. M. Choi and A. A. Abidi, "A 6-b 1.3-Gsample/s A/D converter in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, pp. 1847-1858, 2001.
8. P. C. S. Scholtens and M. Vertregt, "A 6-b 1.6-Gsamples/s flash ADC in 0.18-μm CMOS using averaging termination," IEEE J. Solid State Circuits, vol. 37, pp. 1599-1609, 2002.
9. K. Uyttenhove and M. S. J. Steyaert, "Speed-power accuracy tradeoff in high-speed CMOS ADCs," IEEE Trans. Circuits Syst, II, vol. 49, pp. 280-287, 2002.