Modeling, optimization and control of rotary traveling-wave oscillator

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2007, Pages 476-480

  Zhuo, Cheng ^a   Zhang, Huafeng ^a   Samanta, Rupak ^b   Hu, Jiang ^b   Chen, Kangsheng ^a  

^a ZHEJIANG UNIVERSITY   (China)

^b Department of Electrical and Computer Engineering   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK GENERATION; COMPUTER-AIDED DESIGN; CONVEX OPTIMIZATION; DESIGN SCHEMES; DIE AREA; EFFICIENT METHODS; GEOMETRIC PROGRAMMING; INTERNATIONAL CONFERENCES; LC TANK OSCILLATORS; LOOP GAINS; LOW POWERS; OPTIMIZ ATION PROBLEMS; OPTIMIZATION AND CONTROL; PHASE-NOISE; POSYNOMIAL; POWER DISSIPATIONS; RING OSCILLATORS; SKEW CONTROL; TRANSMISSION LINES; TRAVELING WAVES;

CMOS INTEGRATED CIRCUITS; DESIGN; DIES; ELECTRIC POWER UTILIZATION; OPTIMIZATION;

ENERGY CONSERVATION;

EID: 50249096325     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCAD.2007.4397310     Document Type: Conference Paper

References (19)

1. P. Restle, et. al., "A clock distribution network for microprocessors," IEEE JSSC, vol. 36, no. 5. pp. 792-799, 2001.
2. F. O. Mahony, "10GHz clock distribution using coupled standing-wave oscillators," Ph.D. dissertation, Stanford University. 2003.
3. D. E. Duarte. N. Vijaykrishnan, and M. J. Irwin, "A clock power model to evaluate impact of architectural and technology optimizations." IEEE TVLSI, vol. 10, no. 6, pp. 844-855, 2002.
4. H. Wu and A. Hajimiri, "A 10GHz CMOS distributed voltage controlled oscillator," in Proc. CICC, 2000. pp. 581-584.
5. J. Wood, T. C. Edwards, and S. Lipa, "Rotary traveling-wave oscillator arrays: A new clock technology," IEEE JSSC. vol. 36, no. 11. pp. 1654-1665, 2001.
6. G. Mercey, "A 18GHz rotary traveling wave VCO in CMOS with I/Q outputs," in Proc. ESSCIRC, 2003. pp. 489-492.
7. Z. Yu and X. Liu, "Low-power rotary clock array design," IEEE TVLSI, vol. 15, issue 1. pp. 5-12, 2007.
8. M. Hershenson, et. al., "Design and optimization of LC oscillators." in Proc. ICCAD, 1999, pp. 65-69.
9. S. Boyd. et. al., "A tutorial on geometric programming," Stanford University, Tech. Rep., 2006.
10. M. Hershenson, "CMOS analog circuit design via geometric programming." in Proc. AACC. 2004. pp. 3266-3271.
11. N. Delorme, M. Belleville, and J. Chilo, "Inductance and capacitance analvtic formulas for VLSI interconnects," IEEE Electron. Lett., vol. 32, no. 11, pp. 996-997, 1996.
12. Z. Yu and X. Liu, "Power analysis of rotary clock." in Proc. ISVLSI, 2005. pp. 150-155.
13. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill Companies, Inc., 2001.
14. H. Wu and A. Hajimiri, "Silicon-based distributed voltage controlled oscillators," IEEE JSSC, vol. 36, no. 3, pp. 493-502, 2001.
15. A. Hajimiri, S. Limotyrakis, and T. Lee, "Jitter and phase noise in ring oscillators," IEEE JSSC, vol. 34, no. 6. pp. 790-804, 1999.
16. C. White and A. Hajimiri, "Phase noise in distributed oscillators." IEEE Electron. Lett., vol. 38, no. 23, pp. 1453-1454. 2002.
17. GGPLAB, www.stanford.edu/~boyd/ggplab/
18. ADS 2003A, http://eesof.tm.agilent.com/
19. MATLAB 6.5. http://www.mathworks.com