Low-power rotary clock array design

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 15, Issue 1, 2007, Pages 5-12

  Yo, Zhengtao ^b   Liu, Xon ^a,b  

^a IEEE   (United States)

^b North Carolina State University   (United States)

Author keywords

Clocks; Partial element equivalent circuit; Synchronization; Transmission line resonators; Traveling wave amplifiers

Indexed keywords

CLOCK LOAD; OSCILLATION FREQUENCY; PARTIAL ELEMENT EQUIVALENT CIRCUITS; ROTARY CLOCK DESIGNS;

ALGORITHMS; ENERGY DISSIPATION; EQUIVALENT CIRCUITS; TRANSMISSION LINE THEORY; WAVE PROPAGATION;

ATOMIC CLOCKS;

EID: 33847757943     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2006.887804     Document Type: Article

References (31)

1. J. Wood, T. C. Edwards, and S. Lipa, "Rotary traveling-wave oscillator arrays: A new clock technology," IEEE J. Solid-State Circuits, vol. 32, no. 11, pp. 1654-1665, Nov. 2001.
2. A. E. Ruehli, "Equivalent circuit models for three-dimensional multiconductor systems," IEEE Trans. Microw. Theory Tech., vol. MTT-22, no. 3, pp. 216-221, Mar. 1974.
3. E. G. Friedman, Clock Distribution Networks in VLSI Circuits and Systems. Piscataway, NJ: IEEE Press, 1995.
4. _, "Clock distribution networks in synchronous digital integrated circuits," Proc. IEEE, vol. 89, no. 5, pp. 665-692, May 2001.
5. A. Kahng and G. Robins, On Optimal Interconnections for VLSI. Norwell, MA: Kluwer, 1995.
6. H. Bakoglu, J. T. Walker, and J. Meindl, "A symmetric clock-distribution tree and optimized high-speed interconnection for reduced clock skew in ULSI and WS1 circuits," in Proc. Int. Conf. Comput. Des., 1986, pp. 118-122.
7. J. Cong, A. Kahng, and G. Robins, "Matching-based methods for highperformance clock routing," IEEE Trans. Conput.-Aided Des. Integr. Circuits Syst., vol. 12, no. 8, pp. 1157-1169, Aug. 1993.
8. M. Desai, R. Cvijetic, and J. Jensen, "Sizing of clock distribution networks for high performance CPU chips," in Proc. Des. Autom. Conf., 1996, pp. 389-394.
9. N. A. Kurd et al., "A multigigahertz clocking scheme for the Pentium 4 microprocessor," IEEE J. Solid-State Circuits, vol. 36, no. 11, pp. 1647-1653, Nov. 2001.
10. A. Rajaram, J. Hu, and R. Mahapatra, "Reducing clock skew variability via cross links," in Proc. Des. Autom. Conf., 2004, pp. 18-23.
11. P. J. Restle et al., "A clock distribution network for microprocessors," J. Solid-State Circuits, vol. 36, no. 5, pp. 792-799, May 2001.
12. C. E. Dike, N. A. Kurd, P. Patra, and J. Barkatullah, "A design for digital dynamic clock deskew," in Proc. Int. Symp. VLSI Circuits, 2003, pp. 21-24.
13. V. Gutnik and A. P. Chandrakasan, "Active GHZ clock network using distributed PLLS," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1553-1560, Nov. 2000.
14. M. Saint-Laurent, M. Swaminathan, and J. D. Meindl, "On the micro-architectural impact of clock distribution using multiple PLLS," in Proc. Int. Conf. Comput. Des., 2001, pp. 214-220.
15. S. Tam et al., "Clock generation and distribution for the first IA-64 microprocessor," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1545-1552, Nov. 2000.
16. A. Hemani et al., "Lowering power consumption in clock by using globally asynchronous locally synchronous design style," in Proc. Des. Autom. Conf., 1999, pp. 873-878.
17. J. Pangjun and S. Sapatnekar, "Low-power clock distribution using multiple voltages and reduced swings," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 10, no. 3, pp. 309-318, Mar. 2002.
18. S. C. Chan, K. L. Shepard, and P. J. Restle, "A 4.8 GHz resonant global clock distribution," in Proc. IEEE Int. Solid-State Circuits Conf., 2004, pp. 342-343.
19. _, "Uniform-phase and uniform-amplitude resonant-load global clock distributions," IEEE J. Solid-State Circuits, vol. 40, no. 1, pp. 102-109, Jan. 2004.
20. _, "1.1-1.6 GHz distributed differential oscillator global clock network," in Proc. IEEE Int. Solid-State Circuits Conf., 2005, pp. 518-519.
21. A. J. Drake et al., "Resonant clocking using distributed parasitic capacitance," IEEE J. Solid-State Circuits, vol. 39, no. 9, pp. 1250-1258, Sep. 2004.
22. F. O'Mahony, C. P. Yue, M. A. Horowitz, and S. S. Wong, "A 10-GHz global clock distribution using coupled standing-wave oscillators," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1813-1820, Nov. 2003.
23. C. H. Ziesler, S. Kim, and M. C. Papaefthymiou, "A power-clock generator for true single-phase adiabatic logic," in Proc. Int. Symp. Low-Power Electron. Des., 2001, pp. 159-164.
24. A. E. Ruehli, "Inductance calculations in a complex integrated circuit environment," IBM J. Res. Developm., pp. 470-481, Sep. 1972.
25. A. E. Ruehli and P. A. Brennan, "Efficient capacitance calculations for three-dimensional multiconductor systems," IEEE Trans. Microw. Theory Tech., vol. MTT-21, no. 2, pp. 76-82, Feb. 1973.
26. G. W. H. S. H. Hall and J. A. McCall, High Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices. New York: Wiley, 2000.
27. C. K. R. Wu and K. Chang, "Inductance and resistance computations for three-dimensional multiconductor interconnection structures," IEEE Trans. Microw. Theory Tech., vol. 40, no. 2, pp. 263-271, Feb. 1992.
28. F. W. Grover, Inductance Calculations: Working Formulas and Tables. New York: Dover, 1973.
29. F. E. Anderson, J. S. Wells, and E. Z. Berta, "The core clock system on the next generation Itanium microprocessor," in Proc. Int. Solid-State Circuits Conf., 2002, pp. 146-147.
30. D. E. Duarte, N. Vijaykrishnan, and M. J. Irwin, "Impact of technology scaling in the clock system power," in Proc. IEEE Comput. Society Annu. Symp. VLSI, 2002, pp. 52-57.
31. P. E. Gronowski, W. J. Bowhill, R. P. Preston, M. K. Gowan, and R. L. Allmon, "High-performance microprocessor design," J. Solid-State Circuits, vol. 33, no. 5, pp. 676-686, May 1998.