Leakage current reduction in data caches on embedded systems

Proceedings The 2007 International Conference on Intelligent Pervasive Computing, IPC 2007

Volumn , Issue , 2007, Pages 45-50

  Ubal, R ^a   Sahuquillo, J ^a   Petit, S ^a   Hassan, H ^a   Lopez P ^a  

^a UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; COMPUTER PROGRAMMING LANGUAGES; DATA REDUCTION; ENERGY CONSERVATION; ENERGY POLICY; INTEGRATED CIRCUITS; LEAKAGE CURRENTS; STANDARDS;

CURRENT TECHNOLOGIES; DATA CACHING; EMBEDDED BENCHMARKS; EMBEDDED MICROPROCESSORS; INTERNATIONAL CONFERENCES; LEAKAGE CURRENT REDUCTION; LEAKAGE ENERGIES; PERVASIVE COMPUTING; PERVASIVE DEVICES; POWER CONSUMPTION; SMART PHONES;

EMBEDDED SYSTEMS;

EID: 50249084490     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPC.2007.95     Document Type: Conference Paper

References (19)

1. M. Verma, L. Wehmeyer, and P. Marwedel. Cache-Aware Scratchpad-Allocation Algorithms for Energy-Constrained Embedded Systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(10), October 2006.
2. C. Zhang, F. Vahid, and W. Najjar. A Highly Configurable Cache for Low Energy Embedded Systems. ACM Transactions on Embedded Computing Systems, 4(2), May 2005.
3. Semiconductor Industry Association. The International Technology Roadmap for Semiconductors (ITRS), 2003. http://public.itrs.net/Files/2003ITRS/ Home2003.htm.
4. K. Patel, L. Benini, E. Macii, and M. Poncino. STV-Cache: A Leakage Energy-Efficient Architecture for Data Caches. 17th Edition of ACM Great Lakes Symposium on VLSI, 2006.
5. D. Rittman. Power optimization within nanometer designs. System Design Frontier, Shanghai Hometown Microsystems Inc., May 2005.
6. Intel Pentium D 920 and Pentium D 930 Processors. http://www.intel. com/products/processor/pentium d/.
7. ARM limited. White Paper: Architecture and Implementation of the ARM Cortex-A8 Processor. http://www.arm.com/products/CPUs/ARM Cortex-A8.html.
8. M. Powell, S. H. Yang, B. Falsafi, K. Roy, and T. N. Vijaykumar. Gated-vdd: A circuit technique to reduce leakage in deep-submicron cache memories. Proceedings of the 2000 International Symposium on Low Power Electronics and Design, July 2000.
9. th International Symposium on Computer Architecture, May 2002.
10. S. Kaxiras, Z. Hu, and M. Martonosi. Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power. Proceedings of the 28th Annual International Symposium on Computer Architecture, July 2001.
11. H. Zhou, M.C. Toburen, E. Rotenberg, and T. M. Conte. Adaptive Mode Control: A Static-Power-Efficient Cache Design. ACM Transactions on Embedded Computing Systems, 2(3), August 2003.
12. R. Canal, A. Gonzalez, and J.E. Smith. Very Low Power Pipelines Using Significance Compression. IEEE/ACM International Symposium on Microarchitecture (MICRO-33), December 2000.
13. C. Zhang, J. Yang, and F. Vahid. Low Static-Power Frequent-Value Data Caches. DATE04: Design, Automation, and Test in Europe, February 2004.
14. rd International Symposium on Microarchitecture, December 2000.
15. th International Symposium on Microarchitecture, November 2002.
16. Y. J. Chang and F. Lai. Dynamic Zero-Sensitivity Scheme for Low-Power Cache Memories. IEEE Micro, 25(4):20-32, July 2005.
17. st International Symposium on Computer Architecture, June 2004.
18. N. Azizi, A. Moshovos, and F. N. Najm. Low-Leakage Asymmetric-Cell SRAM. IEEE Transactions on Very Large Scale Integration Systems, 11(4), August 2004.
19. R. Ubal, J. Sahuquillo, S. Petit, and P. López. Multi2Sim: A Simulation Framework to Evaluate Multicore-Multithreaded Processors. 19th International Symposiumon Computer Architecture and High Performance Computing, October 2007.