An efficient heterogeneous reconfigurable functional unit for an adaptive dynamic extensible processor

2007 IFIP International Conference on Very Large Scale Integration, VLSI-SoC

Volumn , Issue , 2007, Pages 151-156

  Mehdizadeh, Arash ^a   Ghavami, Behnam ^a   Zamani, Morteza Saheb ^a   Pedram, Hossein ^a   Mehdipour, Farhad ^b  

^a AMIRKABIR UNIVERSITY OF TECHNOLOGY   (Iran)

^b KYUSHU UNIVERSITY   (Japan)

Author keywords

Custom instruction; Extensible processor; Reconfigurable functional unit

Indexed keywords

ARCHITECTURE; LSI CIRCUITS; PROGRAMMABLE LOGIC CONTROLLERS;

CUSTOM INSTRUCTION; EXECUTION TIME; EXTENSIBLE PROCESSOR; EXTENSIBLE PROCESSORS; FUNCTIONAL UNIT; FUNCTIONAL UNITS; INTERNATIONAL CONFERENCES; RE-CONFIGURABLE; RECONFIGURABLE FUNCTIONAL UNIT; SOFTWARE SOLUTIONS; VERY LARGE-SCALE INTEGRATION;

DIGITAL SIGNAL PROCESSING;

EID: 50149115207     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/VLSISOC.2007.4402489     Document Type: Conference Paper

References (15)

1. Keutzer. K., S.Malik, A.R.Newton, J.M.Rabaey and A. Sangiovanni- Vincentelli. 2000. "System-Level Design: Orthogonalization of Concerns & Platform-based Design". In IEEE Transactions on CAD of Integrated Circuits and Systems, 19, No.12, 1523-1543.
2. Hamid Noon, Farhad Mehdipour, Kazuaki Murakami, Koji Inoue and Morteza Saheb Zamani, "A Reconfigurable Functional Unit for an Adaptive Dynamic Extensible Processor," IEEE International Conference on Field Programmable Logic and Applications (FPL'06), Spain, 2006.
3. H. Noon, K. Murakanii, and K. Inoue, "A General Overview of an Adaptive Dynamic Extensible Procesor", in Proc. Workshop on Introspective Architecture, 2006.
4. S. Hauck, T. Fry, M. Hosler, and J. Kao, "The Chimaera reconfigurable functional unit," in Proc. IEEE Symp. FPGAs for Custom Computing Machines, pp. 87-96, Apr.1997.
5. J. E. Carrillo, and P. Chow, "The effect of reconfigurable units in superscalar processors," in Proc.of the 2001 ACIvL'SIGDA FPGA, pp. 141-150, 2002
6. A. Lodi, M. Toma, F. Campi, A. Cappelli, R. Canegallo, and R. Guerrieri, "A VLIW Processor with Reconfigurable Instruction Set for Embedded Applications," WEE Journal of Solid-State Circuits, vol. 38,no. ll,pp. 1876-1886, 2003.
7. B. Mei, S. Vernalde, D. Verkest, and R. Lauwereinsg, "Design Methodolody for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study," in Proc. Design, Automation and Test in Europe, 2004.
8. M. H. Lee, H. Singh, G. Lu, N. Bagherzadeh, and F. J. Kurdahi , "Design and implementation of the MorphoSys Reconfigurable Computing Processor," Journal of VLSI and Signal Processing-Systems for Signal, Image and Video Technology, Mar. 2000.
9. J. R. Hauser, and J. Wawrzynek, "GARP: A MIPS processor with a reconfigurable processor," in WEE Symp. On FPGAs for Custom Computing Machines, Apr. 1997.
10. K. Compton, and S. Hauck, "Reconfigurable Computing: A Survey of Systems and Software," ACM Computing Surveys, vol. 34, no. 2, pp. 171-210, 2002.
11. F. Barat, and R. Lauwereins, "Reconfigurable Instruction Set Processors: A Survey," International Workshop on Rapid System Prototyping, 2000.
12. S. Vassiliadis, and et al., "The MOLEN Polymorphic Processor," IEEE Transactions on Computers, vol. 53, no. 11, Nov. 2004, pp. 1363-1375.
13. www.eecs.umich.edu/mibench
14. www. Simplescalar.com
15. N. Clark, M. Kudlur, H. Park, S. Mahlke and K. Flautner, "Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization", in Proc. MIVRO-37, 2004.