Task scheduling with configuration prefetching and anti-fragmentation techniques on dynamically reconfigurable systems

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2008, Pages 519-522

  Redaelli, Francesco ^a   Santambrogio, Marco D ^a   Sciuto, Donatella ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMICALLY RECONFIGURABLE SYSTEMS; EXECUTION TIME; ILP FORMULATION; PARTIAL KNOWLEDGE; PRE-FETCHING; RE CONFIGURABLE FPGA; RE-CONFIGURABLE ARCHITECTURE; RECONFIGURATION OVERHEAD; TASK GRAPHS; TASK SCHEDULING; TASK SCHEDULING PROBLEMS;

EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INDUSTRIAL ENGINEERING; MULTITASKING; SCHEDULING ALGORITHMS; STRUCTURAL DESIGN; TESTING;

SCHEDULING;

EID: 49749123443     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2008.4484902     Document Type: Conference Paper

References (7)

1. S. Banerjee, E. Bozorgzadeh, and N. Dutt. Considering run-time reconfiguration overhead in task graph transformation for dynamically reconfigurable architectures. In Proceedings of the 13th annuals IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM'05, 2005.
2. S. Banerjee, E. Bozorgzadeh, and N. Dutt. Physically-aware hw-sw partitioning for reconfigurable architectures with partial dynamic reconfiguration. In DAC 2005, pages 335-340, June 2005.
3. S. Banerjee, E. Bozorgzadeh, and N. Dutt. Integrating physical constraints in hw-sw partitioning for architectures with partial dynamic reconfiguration. In IEEE Transaction on very large scale integration systems, 14(11):1189-1202, November 2006.
4. S. Banerjee, E. Bozorgzadeh, and N. Dutt. Parlgran: parallelism granularity selection for scheduling task chains on dynamically reconfigurable architectures. In Proceedings of Asia and South Pacific Design Automation Conference, ASP_DAC, January 2006.
5. K. Jafri, N. Jafri, and S. Khan. Constraint based temporal partitioning model for partial reconfigurable architectures. In Proceedings of IEEE INIMIC, pages 242-246, 2003.
6. M. Kaul and R. Vemuri. Temporal partitioning combined with design space exploration for latency minimization of run-time reconfigured design. In Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pages 202-209, DATE 1999.
7. W. L. Winston. Introduction to Mathematical Programming: Applications and Algorithms. Duxbury Resource Center, 2003.