PARLGRAN: Parallelism granularity selection for scheduling task chains on dynamically reconfigurable architectures

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 491-496

  Banerjee, Sudarshan ^a   Bozorgzadeh, Elaheh ^a   Dutt, Nikil ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Data parallelism; Granularity selection; Linear placement; Partial dynmic reconnguration; Scheduling

Indexed keywords

CONSTRAINT THEORY; DATA ACQUISITION; GRAPH THEORY; HEURISTIC METHODS; SCHEDULING;

DATA-PARALLELISM; GRANULARITY SELECTION; LINEAR PLACEMENT; PARTIAL DYNAMIC RECONFIGURATION;

COMPUTER ARCHITECTURE;

EID: 33748591570     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. S Banerjee, E Bozorgzadeh, N Dutt, "Physically-aware HW-SW Partitioning for reconfigurable architectures with partial dynamic reconfiguration", DAC, 2005
2. J Harkin, T M Mcginnity, L P Maguire, "Modeling and Optimizing Run-Time reconfiguration using evolutionary computation", ACM TECS, V-3, Nov 2004
3. P-H Yuh, C-L Yang, Y-W Chang,H-L Chen, "Temporal floorplanning using the T-tree formulation", ICCAD, 2004
4. J Noguera, R M Badia, "Power-Performance trade-offs for reconfigurable computing", CODES+ISSS, 2004
5. C Steiger, H Walder, M Platzner, "Operating systems for reconfigurable embedded platforms: Online Scheduling of Real-Time Tasks", IEEE Trans on Computers, V-53, 11, Nov 2004
6. M Handa, R Vemuri, "An efficient algorithm for finding empty space for online FPGA placement", DAC, 2004
7. H Quinn, L A Smith King, M Leeser, W Meleis, "Runtime Assignment of Reconfigurable Hardware Components for Image Processing Pipelines", FCCM, 2003
8. S P Fekete, E Kohler, J Teich, "Optimal FPGA module placement with temporal precedence constraints", DATE, 2001
9. H Singh, G Lu, E M C Filho, R Maestre, M-H Lee, F J Kurdahi, N Bagherzadeh, "MorphoSys: case study of a reconfigurable computing system targeting multimedia applications", DAC, 2000
10. S Hauck, "Configuration pre-fetch for single context reconfigurable processors", FPGA, 1998
11. M J Wirthlin, "Improving functional density through Run-time Circuit Reconfiguration", PhD Thesis, Electrical and Computer Engineering Dept, Brigham Young Univesity, 1997
12. G Brebner, "A virtual hardware operating system for the Xilinx XC6200", FPL, 1996
13. H Murata, K Fujiyoshi, S Nakatake, Y Kajitani, "Rectangle-packing based module placement", ICCAD, 1995
14. S Muchnick, "Advanced Compiler design and implementation", Morgan Kaufmann, 1997
15. J Augustine, Personal communication
16. S Banerjee, E Bozorgzadeh, N Dutt, "Selecting granularity of parallelism for tasks executing on dynamically reconfigurable architectures", CECS Technical Report, UC Irvine.