Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration

Proceedings - Design Automation Conference

Volumn , Issue , 2005, Pages 335-340

  Banerjee, Sudarshan ^a   Bozorgzadeh, Elaheh ^a   Dutt, Nikil ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

HW SW partitioning; Linear placement; Partial dynamic reconfiguration

Indexed keywords

COMPUTER SOFTWARE; CONSTRAINT THEORY; GRAPH THEORY; HEURISTIC METHODS; OPTIMAL SYSTEMS; RESOURCE ALLOCATION; SCHEDULING;

HW-SW PARTITIONING; LINEAR PLACEMENT; PARTIAL DYNAMIC RECONFIGURATION;

COMPUTER ARCHITECTURE;

EID: 27944438054     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/dac.2005.193828     Document Type: Conference Paper

References (17)

1. P-H Yuh, C-L Yang, Y-W Chang, H-L Chen, "Temporal floorplanning using the T-tree foimulalion", ICCAD, 2004
2. S. Ghiasi, M. Sarrafzadeh, "Optimal Reconfiguration Sequence Management", ASPDAC, 2003.
3. J. L. Ramirez-Alfonsin, B. A. Reed (Eds.), "Perfect Graphs", John Wiley and Sons, 2001.
4. S.P. Fekete, E.Kohler, J.Teich, "Optimal FPGA module placement with temporal precedence constraints", DATE, 2001
5. H. Singh, G. Lu, E. M. C. Filho, R. Maestre, M-H. Lee, F. J. Kurdahi, N. Bagherzadeh, "MorphoSys: case study of a reconfigurable computing system targeting multimedia applications", DAC, 2000.
6. B. Mei, P. Schaumont, S. Vernalde, "A hardware-Software Partitioning and scheduling algorithm for dynamically reconfigurable embedded systems", ProRisc workshop on Ckts, Systems and Signal processing, Nov 2000.
7. B. Jeong, S. Yoo, S. Lee, K. Choi, "Hardware-Software Cosynthesis for Run-time Incrementally Reconfigurable FPGAs", ASPDAC, 2000.
8. K. S. Chatha, R. Vemuri, "An iterative algorithm for Hardware-Software partitioning. Hardware design Space Exploration, and scheduling", Jrnl Design Automation for Embedded Systems, V-5, 2000
9. S. Hauck, "Configuration pre-fetch for single context reconfigurable processors", FPGA, 1998.
10. R P Dick, D L Rhodes, W Wolf, "TGFF: task graphs for free", CODES 1998
11. F. Vahid, T. D. Le, "Extending the Kernighan-Lin heuristic for Hardware and Software functional partitioning", Jrnl Design Automation for Embedded Systems, V-2, 1997
12. M. J. Wirthlin, "Improving functional density through Run-time Circuit Reconfiguration", PhD Thesis, Electrical and Computer Engineering Dept, Brigham Young Univesity, 1997.
13. H. Murata, K. Fujiyoshi, S. Nakatake, Y. Kajitani, "Rectangle- packing based module placement", ICCAD, 1995
14. C. M. Fiduccia, R. M. Mattheyes, "A Linear-time heuristic for improving network partitions", DAC, 1982
15. B Kemighan, S Lin, "An efficient heuristic procedure for partitioning graphs", The Bell System Technical Journal, V-29, 1970
16. S Banerjee, E Bozorgzadeh, N Dutt, "HW-SW partitioning for architectures with partial dynamic reconfiguration". Technical Report CECS TR-05-02, UC Irvine.
17. www.xilinx.com